INFO-FLOW: Workspace /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1 opened at Wed Aug 02 01:50:17 CEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /share/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.61 sec.
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.25 sec.
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.34 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.03 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.23 sec.
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.33 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.42 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./shav-rsa/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./shav-rsa/solution1/directives.tcl
Execute     set_directive_top -name sha256_verify sha256_verify 
INFO: [HLS 200-1510] Running: set_directive_top -name sha256_verify sha256_verify 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.090 MB.
INFO: [HLS 200-10] Analyzing design file 'sha256.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sha256.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang sha256.cpp -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.cpp.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.cpp.clang.err.log 
Command       ap_eval done; 0.4 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top sha256_verify -name=sha256_verify 
Execute       source /share/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /share/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.7 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.17 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/all.directive.json -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.9 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 2.31 sec.
Execute         source /share/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.42 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.13 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.bc -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.91 sec.
INFO: [HLS 200-10] Analyzing design file 'sha1/sha2561.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sha1/sha2561.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang sha1/sha2561.cpp -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.cpp.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.cpp.clang.err.log 
Command       ap_eval done; 0.34 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top sha256_verify -name=sha256_verify 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.7 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/all.directive.json -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.13 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.13 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 2.14 sec.
Command       clang_tidy done; 2.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.18 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.bc -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.8 sec.
INFO: [HLS 200-10] Analyzing design file 'sha1/sha256_impl1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sha1/sha256_impl1.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang sha1/sha256_impl1.cpp -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.cpp.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.cpp.clang.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top sha256_verify -name=sha256_verify 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.15 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/all.directive.json -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.bc -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.17 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.09 seconds. CPU system time: 1.86 seconds. Elapsed time: 24.07 seconds; current allocated memory: 227.859 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.g.bc" "/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.g.bc" "/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.g.bc"  
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256.g.bc /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561.g.bc /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_impl1.g.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.94 sec.
Execute       run_link_or_opt -opt -out /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha256_verify -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha256_verify -reflow-float-conversion -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.65 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.65 sec.
Execute       run_link_or_opt -out /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
Execute       run_link_or_opt -opt -out /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha256_verify 
Execute         ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /share/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sha256_verify -mllvm -hls-db-dir -mllvm /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 5.27 sec.
INFO: [HLS 214-210] Disaggregating variable 'sha256ctx' (sha1/sha2561.cpp:30:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_3' (sha1/sha2561.cpp:55:19) in function 'sha2561_ver' completely with a factor of 32 (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&)' (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'sha256_init(SHA256_CTX*)' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&)' (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'sha256_update(SHA256_CTX*, unsigned char*, unsigned int)' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&)' (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<512> xf::security::internal::modularExp<512, 20>(ap_uint<512>, ap_uint<20>, ap_uint<512>, ap_uint<512>)' into 'xf::security::rsa<512, 20>::process(ap_uint<512>, ap_uint<512>&)' (./sha256.hpp:383:0)
INFO: [HLS 214-178] Inlining function 'xf::security::rsa<512, 20>::updateKey(ap_uint<512>, ap_uint<20>)' into 'sign_rsa(ap_uint<512>, ap_uint<512>&)' (sha256.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (sha256.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'sign_rsa(ap_uint<512>, ap_uint<512>&)' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (sha256.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:1027:0)
INFO: [HLS 214-248] Applying array_partition to 'seg_buf': Complete partitioning on dimension 1. (sha1/sha2561.cpp:20:16)
INFO: [HLS 214-248] Applying array_partition to 'sha256ctx.data': Complete partitioning on dimension 1. (sha1/sha2561.cpp:30:13)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 8-bits (sha256.cpp:93:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (sha256.cpp:93:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i528.sl_s_struct.ap_uint<512>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1.s_struct.ap_uint<1>s.1' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.91 seconds. CPU system time: 1.21 seconds. Elapsed time: 13.14 seconds; current allocated memory: 229.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.070 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha256_verify -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.0.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 252.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.1.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.76 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:825: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 272.527 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.g.1.bc to /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.1.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'MON_PRODUCT_MOD' in function 'xf::security::internal::monProduct<512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_2' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_4' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_1' (sha1/sha256_impl1.cpp:88) in function 'sha2561_ver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (sha1/sha2561.cpp:20) in function 'sha2561_ver' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256_transform' (sha1/sha256_impl1.cpp:32:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'm' (sha1/sha256_impl1.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.bitlen' (sha1/sha2561.cpp:30) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.state' (sha1/sha2561.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::rsa<512, 20>::process' into 'sha256_verify' (sha256.cpp:57) automatically.
Command         transform done; 4.46 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sha256.hpp:153:9) to (./sha256.hpp:152:5) in function 'xf::security::internal::productMod<512>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (sha1/sha256_impl1.cpp:35)...601 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha2561_ver' (sha1/sha256_impl1.cpp:20:21)...30 expression(s) balanced.
Command         transform done; 3.05 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.51 seconds; current allocated memory: 333.074 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.2.bc -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (sha1/sha2561.cpp:20:16) in function 'sha2561_ver' more than one sub loop.
Command         transform done; 10.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.38 seconds; current allocated memory: 485.262 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.62 sec.
Command     elaborate done; 56.84 sec.
Execute     ap_eval exec zip -j /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.12 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha256_verify' ...
Execute       ap_set_top_model sha256_verify 
WARNING: [SYN 201-103] Legalizing function name 'productMod<512>' to 'productMod_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'monProduct<512>_Pipeline_MON_PRODUCT_MOD' to 'monProduct_512_Pipeline_MON_PRODUCT_MOD'.
WARNING: [SYN 201-103] Legalizing function name 'monProduct<512>' to 'monProduct_512_s'.
Execute       get_model_list sha256_verify -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha256_verify 
Execute       preproc_iomode -model monProduct<512> 
Execute       preproc_iomode -model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       preproc_iomode -model productMod<512> 
Execute       preproc_iomode -model sha2561_ver 
Execute       preproc_iomode -model sha256_final 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       preproc_iomode -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       preproc_iomode -model sha256_transform 
Execute       preproc_iomode -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       get_model_list sha256_verify -filter all-wo-channel 
INFO-FLOW: Model list for configure: sha2561_ver_Pipeline_VITIS_LOOP_36_2 sha256_transform sha2561_ver_Pipeline_VITIS_LOOP_90_1 sha256_final_Pipeline_VITIS_LOOP_115_2 sha256_final_Pipeline_VITIS_LOOP_118_3 sha256_final_Pipeline_VITIS_LOOP_110_1 sha256_final_Pipeline_VITIS_LOOP_138_4 sha256_final sha2561_ver productMod<512> monProduct<512>_Pipeline_MON_PRODUCT_MOD monProduct<512> sha256_verify
INFO-FLOW: Configuring Module : sha2561_ver_Pipeline_VITIS_LOOP_36_2 ...
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       apply_spec_resource_limit sha2561_ver_Pipeline_VITIS_LOOP_36_2 
INFO-FLOW: Configuring Module : sha256_transform ...
Execute       set_default_model sha256_transform 
Execute       apply_spec_resource_limit sha256_transform 
INFO-FLOW: Configuring Module : sha2561_ver_Pipeline_VITIS_LOOP_90_1 ...
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       apply_spec_resource_limit sha2561_ver_Pipeline_VITIS_LOOP_90_1 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_115_2 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_115_2 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_118_3 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_118_3 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_110_1 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_110_1 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_138_4 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_138_4 
INFO-FLOW: Configuring Module : sha256_final ...
Execute       set_default_model sha256_final 
Execute       apply_spec_resource_limit sha256_final 
INFO-FLOW: Configuring Module : sha2561_ver ...
Execute       set_default_model sha2561_ver 
Execute       apply_spec_resource_limit sha2561_ver 
INFO-FLOW: Configuring Module : productMod<512> ...
Execute       set_default_model productMod<512> 
Execute       apply_spec_resource_limit productMod<512> 
INFO-FLOW: Configuring Module : monProduct<512>_Pipeline_MON_PRODUCT_MOD ...
Execute       set_default_model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       apply_spec_resource_limit monProduct<512>_Pipeline_MON_PRODUCT_MOD 
INFO-FLOW: Configuring Module : monProduct<512> ...
Execute       set_default_model monProduct<512> 
Execute       apply_spec_resource_limit monProduct<512> 
INFO-FLOW: Configuring Module : sha256_verify ...
Execute       set_default_model sha256_verify 
Execute       apply_spec_resource_limit sha256_verify 
INFO-FLOW: Model list for preprocess: sha2561_ver_Pipeline_VITIS_LOOP_36_2 sha256_transform sha2561_ver_Pipeline_VITIS_LOOP_90_1 sha256_final_Pipeline_VITIS_LOOP_115_2 sha256_final_Pipeline_VITIS_LOOP_118_3 sha256_final_Pipeline_VITIS_LOOP_110_1 sha256_final_Pipeline_VITIS_LOOP_138_4 sha256_final sha2561_ver productMod<512> monProduct<512>_Pipeline_MON_PRODUCT_MOD monProduct<512> sha256_verify
INFO-FLOW: Preprocessing Module: sha2561_ver_Pipeline_VITIS_LOOP_36_2 ...
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       cdfg_preprocess -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess sha2561_ver_Pipeline_VITIS_LOOP_36_2 
INFO-FLOW: Preprocessing Module: sha256_transform ...
Execute       set_default_model sha256_transform 
Execute       cdfg_preprocess -model sha256_transform 
Execute       rtl_gen_preprocess sha256_transform 
INFO-FLOW: Preprocessing Module: sha2561_ver_Pipeline_VITIS_LOOP_90_1 ...
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       cdfg_preprocess -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       rtl_gen_preprocess sha2561_ver_Pipeline_VITIS_LOOP_90_1 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_115_2 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_115_2 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_118_3 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_118_3 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_110_1 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_110_1 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_138_4 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_138_4 
INFO-FLOW: Preprocessing Module: sha256_final ...
Execute       set_default_model sha256_final 
Execute       cdfg_preprocess -model sha256_final 
Execute       rtl_gen_preprocess sha256_final 
INFO-FLOW: Preprocessing Module: sha2561_ver ...
Execute       set_default_model sha2561_ver 
Execute       cdfg_preprocess -model sha2561_ver 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess sha2561_ver 
INFO-FLOW: Preprocessing Module: productMod<512> ...
Execute       set_default_model productMod<512> 
Execute       cdfg_preprocess -model productMod<512> 
Execute       rtl_gen_preprocess productMod<512> 
INFO-FLOW: Preprocessing Module: monProduct<512>_Pipeline_MON_PRODUCT_MOD ...
Execute       set_default_model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       cdfg_preprocess -model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       rtl_gen_preprocess monProduct<512>_Pipeline_MON_PRODUCT_MOD 
INFO-FLOW: Preprocessing Module: monProduct<512> ...
Execute       set_default_model monProduct<512> 
Execute       cdfg_preprocess -model monProduct<512> 
Execute       rtl_gen_preprocess monProduct<512> 
INFO-FLOW: Preprocessing Module: sha256_verify ...
Execute       set_default_model sha256_verify 
Execute       cdfg_preprocess -model sha256_verify 
Execute       rtl_gen_preprocess sha256_verify 
INFO-FLOW: Model list for synthesis: sha2561_ver_Pipeline_VITIS_LOOP_36_2 sha256_transform sha2561_ver_Pipeline_VITIS_LOOP_90_1 sha256_final_Pipeline_VITIS_LOOP_115_2 sha256_final_Pipeline_VITIS_LOOP_118_3 sha256_final_Pipeline_VITIS_LOOP_110_1 sha256_final_Pipeline_VITIS_LOOP_138_4 sha256_final sha2561_ver productMod<512> monProduct<512>_Pipeline_MON_PRODUCT_MOD monProduct<512> sha256_verify
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_ver_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       schedule -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.57 seconds; current allocated memory: 493.496 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.sched.adb -f 
INFO-FLOW: Finish scheduling sha2561_ver_Pipeline_VITIS_LOOP_36_2.
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       bind -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 493.496 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.bind.adb -f 
INFO-FLOW: Finish binding sha2561_ver_Pipeline_VITIS_LOOP_36_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_transform 
Execute       schedule -model sha256_transform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sha256_transform'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, function 'sha256_transform'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.62 seconds. CPU system time: 0.13 seconds. Elapsed time: 17.74 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.27 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.sched.adb -f 
Command       db_write done; 0.42 sec.
INFO-FLOW: Finish scheduling sha256_transform.
Execute       set_default_model sha256_transform 
Execute       bind -model sha256_transform 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.81 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 12.51 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.bind.adb -f 
Command       db_write done; 0.51 sec.
INFO-FLOW: Finish binding sha256_transform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       schedule -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 0) between 'store' operation ('sha256ctx_state_7_1_out_write_ln97', sha1/sha256_impl1.cpp:97) of variable 'sha256ctx.state[7]', sha1/sha256_impl1.cpp:94 on local variable 'sha256ctx_state_7_1_out' and 'load' operation ('sha256ctx_state_7_1_out_load', sha1/sha256_impl1.cpp:94) on local variable 'sha256ctx_state_7_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 27, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 14.02 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha2561_ver_Pipeline_VITIS_LOOP_90_1.
Execute       set_default_model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       bind -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.97 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 10.52 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.bind.adb -f 
INFO-FLOW: Finish binding sha2561_ver_Pipeline_VITIS_LOOP_90_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_115_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.21 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_115_2.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_115_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_115_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_118_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_118_3.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_118_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_118_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_110_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_110_1.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_110_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_110_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_138_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_138_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_138_4.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_138_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_138_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final 
Execute       schedule -model sha256_final 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 12.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.79 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.47 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.sched.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling sha256_final.
Execute       set_default_model sha256_final 
Execute       bind -model sha256_final 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.88 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.55 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.27 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.bind.adb -f 
Command       db_write done; 0.37 sec.
INFO-FLOW: Finish binding sha256_final.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_ver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha2561_ver 
Execute       schedule -model sha2561_ver 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.42 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.sched.adb -f 
INFO-FLOW: Finish scheduling sha2561_ver.
Execute       set_default_model sha2561_ver 
Execute       bind -model sha2561_ver 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.49 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 21.45 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.bind.adb -f 
INFO-FLOW: Finish binding sha2561_ver.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'productMod_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model productMod<512> 
Execute       schedule -model productMod<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PRODUCT_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'PRODUCT_MOD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 21.71 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling productMod<512>.
Execute       set_default_model productMod<512> 
Execute       bind -model productMod<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.bind.adb -f 
INFO-FLOW: Finish binding productMod<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monProduct_512_Pipeline_MON_PRODUCT_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       schedule -model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MON_PRODUCT_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'MON_PRODUCT_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling monProduct<512>_Pipeline_MON_PRODUCT_MOD.
Execute       set_default_model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       bind -model monProduct<512>_Pipeline_MON_PRODUCT_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.bind.adb -f 
INFO-FLOW: Finish binding monProduct<512>_Pipeline_MON_PRODUCT_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monProduct_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model monProduct<512> 
Execute       schedule -model monProduct<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling monProduct<512>.
Execute       set_default_model monProduct<512> 
Execute       bind -model monProduct<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.bind.adb -f 
INFO-FLOW: Finish binding monProduct<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_verify 
Execute       schedule -model sha256_verify 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_verify.
Execute       set_default_model sha256_verify 
Execute       bind -model sha256_verify 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.4 seconds; current allocated memory: 603.926 MB.
Execute       syn_report -verbosereport -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 21.79 sec.
Execute       db_write -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.bind.adb -f 
INFO-FLOW: Finish binding sha256_verify.
Execute       get_model_list sha256_verify -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       rtl_gen_preprocess sha256_transform 
Execute       rtl_gen_preprocess sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       rtl_gen_preprocess sha256_final 
Execute       rtl_gen_preprocess sha2561_ver 
Execute       rtl_gen_preprocess productMod<512> 
Execute       rtl_gen_preprocess monProduct<512>_Pipeline_MON_PRODUCT_MOD 
Execute       rtl_gen_preprocess monProduct<512> 
Execute       rtl_gen_preprocess sha256_verify 
INFO-FLOW: Model list for RTL generation: sha2561_ver_Pipeline_VITIS_LOOP_36_2 sha256_transform sha2561_ver_Pipeline_VITIS_LOOP_90_1 sha256_final_Pipeline_VITIS_LOOP_115_2 sha256_final_Pipeline_VITIS_LOOP_118_3 sha256_final_Pipeline_VITIS_LOOP_110_1 sha256_final_Pipeline_VITIS_LOOP_138_4 sha256_final sha2561_ver productMod<512> monProduct<512>_Pipeline_MON_PRODUCT_MOD monProduct<512> sha256_verify
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_ver_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha2561_ver_Pipeline_VITIS_LOOP_36_2 -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_ver_Pipeline_VITIS_LOOP_36_2'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.97 seconds. CPU system time: 0 seconds. Elapsed time: 21.98 seconds; current allocated memory: 603.926 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha2561_ver_Pipeline_VITIS_LOOP_36_2 -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       gen_rtl sha2561_ver_Pipeline_VITIS_LOOP_36_2 -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha2561_ver_Pipeline_VITIS_LOOP_36_2 
Execute       syn_report -csynth -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha2561_ver_Pipeline_VITIS_LOOP_36_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha2561_ver_Pipeline_VITIS_LOOP_36_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model sha2561_ver_Pipeline_VITIS_LOOP_36_2 -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha2561_ver_Pipeline_VITIS_LOOP_36_2 -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_transform -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'sha256_transform' is 26336 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
Command       create_rtl_model done; 2.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 3 seconds; current allocated memory: 603.926 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_transform -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha256_transform 
Execute       gen_rtl sha256_transform -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha256_transform 
Execute       syn_report -csynth -model sha256_transform -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_transform_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.74 sec.
Execute       syn_report -rtlxml -model sha256_transform -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_transform_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 3.84 sec.
Execute       syn_report -verbosereport -model sha256_transform -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 16.38 sec.
Execute       db_write -model sha256_transform -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.adb 
Command       db_write done; 4.41 sec.
Execute       db_write -model sha256_transform -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.47 sec.
Execute       gen_tb_info sha256_transform -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha2561_ver_Pipeline_VITIS_LOOP_90_1 -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' pipeline 'VITIS_LOOP_90_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_647_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_ver_Pipeline_VITIS_LOOP_90_1'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34.89 seconds. CPU system time: 0.24 seconds. Elapsed time: 35.14 seconds; current allocated memory: 654.215 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha2561_ver_Pipeline_VITIS_LOOP_90_1 -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       gen_rtl sha2561_ver_Pipeline_VITIS_LOOP_90_1 -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha2561_ver_Pipeline_VITIS_LOOP_90_1 
Execute       syn_report -csynth -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha2561_ver_Pipeline_VITIS_LOOP_90_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha2561_ver_Pipeline_VITIS_LOOP_90_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 10.6 sec.
Execute       db_write -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model sha2561_ver_Pipeline_VITIS_LOOP_90_1 -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha2561_ver_Pipeline_VITIS_LOOP_90_1 -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_115_2 -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_115_2' pipeline 'VITIS_LOOP_115_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_115_2'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.31 seconds; current allocated memory: 654.215 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_115_2 -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_115_2 -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_115_2 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_115_2 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_115_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_115_2 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_115_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_115_2 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_115_2 -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.adb 
Command       db_write done; 0.3 sec.
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_115_2 -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_115_2 -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_118_3 -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_118_3'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 659.020 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_118_3 -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_118_3 -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_118_3 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_118_3 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_118_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_118_3 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_118_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_118_3 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_118_3 -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.adb 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_118_3 -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_118_3 -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_110_1 -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_110_1' pipeline 'VITIS_LOOP_110_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_110_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 667.758 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_110_1 -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_110_1 -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_110_1 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_110_1 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_110_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_110_1 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_110_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_110_1 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_110_1 -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_110_1 -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_110_1 -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_138_4 -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_138_4'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 675.586 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_138_4 -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_138_4 -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha256_final_Pipeline_VITIS_LOOP_138_4 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_138_4 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_138_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_138_4 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_Pipeline_VITIS_LOOP_138_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_138_4 -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_138_4 -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.adb 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_138_4 -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_138_4 -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_final -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final'.
Command       create_rtl_model done; 3.05 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.7 seconds; current allocated memory: 703.270 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha256_final 
Execute       gen_rtl sha256_final -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha256_final 
Execute       syn_report -csynth -model sha256_final -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       syn_report -rtlxml -model sha256_final -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_final_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model sha256_final -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.48 sec.
Execute       db_write -model sha256_final -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.adb 
Command       db_write done; 0.52 sec.
Execute       db_write -model sha256_final -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_ver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha2561_ver -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'sha2561_ver' is 28640, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_ver'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.61 seconds; current allocated memory: 731.820 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha2561_ver -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_sha2561_ver 
Execute       gen_rtl sha2561_ver -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_sha2561_ver 
Execute       syn_report -csynth -model sha2561_ver -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha2561_ver_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha2561_ver -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha2561_ver_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha2561_ver -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 31.89 sec.
Execute       db_write -model sha2561_ver -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model sha2561_ver -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha2561_ver -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'productMod_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model productMod<512> -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'productMod_512_s' pipeline 'PRODUCT_MOD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'productMod_512_s'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 32.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 32.66 seconds; current allocated memory: 741.715 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl productMod<512> -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_productMod_512_s 
Execute       gen_rtl productMod<512> -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_productMod_512_s 
Execute       syn_report -csynth -model productMod<512> -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/productMod_512_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model productMod<512> -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/productMod_512_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model productMod<512> -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model productMod<512> -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.adb 
Execute       db_write -model productMod<512> -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info productMod<512> -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'monProduct_512_Pipeline_MON_PRODUCT_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model monProduct<512>_Pipeline_MON_PRODUCT_MOD -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'monProduct_512_Pipeline_MON_PRODUCT_MOD' pipeline 'MON_PRODUCT_MOD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'monProduct_512_Pipeline_MON_PRODUCT_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 746.988 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl monProduct<512>_Pipeline_MON_PRODUCT_MOD -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_monProduct_512_Pipeline_MON_PRODUCT_MOD 
Execute       gen_rtl monProduct<512>_Pipeline_MON_PRODUCT_MOD -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_monProduct_512_Pipeline_MON_PRODUCT_MOD 
Execute       syn_report -csynth -model monProduct<512>_Pipeline_MON_PRODUCT_MOD -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/monProduct_512_Pipeline_MON_PRODUCT_MOD_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model monProduct<512>_Pipeline_MON_PRODUCT_MOD -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/monProduct_512_Pipeline_MON_PRODUCT_MOD_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model monProduct<512>_Pipeline_MON_PRODUCT_MOD -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model monProduct<512>_Pipeline_MON_PRODUCT_MOD -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.adb 
Execute       db_write -model monProduct<512>_Pipeline_MON_PRODUCT_MOD -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info monProduct<512>_Pipeline_MON_PRODUCT_MOD -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'monProduct_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model monProduct<512> -top_prefix sha256_verify_ -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'monProduct_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 754.504 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl monProduct<512> -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify_monProduct_512_s 
Execute       gen_rtl monProduct<512> -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify_monProduct_512_s 
Execute       syn_report -csynth -model monProduct<512> -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/monProduct_512_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model monProduct<512> -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/monProduct_512_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model monProduct<512> -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model monProduct<512> -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.adb 
Execute       db_write -model monProduct<512> -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info monProduct<512> -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256_verify -top_prefix  -sub_prefix sha256_verify_ -mg_file /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_verify/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_verify/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256_verify' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_verify'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 755.461 MB.
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_verify -istop -style xilinx -f -lang vhdl -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/vhdl/sha256_verify 
Execute       gen_rtl sha256_verify -istop -style xilinx -f -lang vlog -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/verilog/sha256_verify 
Execute       syn_report -csynth -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_verify_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/sha256_verify_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 32.19 sec.
Execute       db_write -model sha256_verify -f -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.adb 
Execute       db_write -model sha256_verify -bindview -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_verify -p /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify 
Execute       export_constraint_db -f -tool general -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.constraint.tcl 
Execute       syn_report -designview -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.design.xml 
Command       syn_report done; 9.28 sec.
Execute       syn_report -csynthDesign -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sha256_verify -o /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sha256_verify 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sha256_verify 
INFO-FLOW: Model list for RTL component generation: sha2561_ver_Pipeline_VITIS_LOOP_36_2 sha256_transform sha2561_ver_Pipeline_VITIS_LOOP_90_1 sha256_final_Pipeline_VITIS_LOOP_115_2 sha256_final_Pipeline_VITIS_LOOP_118_3 sha256_final_Pipeline_VITIS_LOOP_110_1 sha256_final_Pipeline_VITIS_LOOP_138_4 sha256_final sha2561_ver productMod<512> monProduct<512>_Pipeline_MON_PRODUCT_MOD monProduct<512> sha256_verify
INFO-FLOW: Handling components in module [sha2561_ver_Pipeline_VITIS_LOOP_36_2] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_transform] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.compgen.tcl 
INFO-FLOW: Handling components in module [sha2561_ver_Pipeline_VITIS_LOOP_90_1] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.compgen.tcl 
INFO-FLOW: Found component sha256_verify_mux_647_8_1_1.
INFO-FLOW: Append model sha256_verify_mux_647_8_1_1
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_115_2] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_118_3] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_110_1] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_138_4] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.compgen.tcl 
INFO-FLOW: Handling components in module [sha2561_ver] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.compgen.tcl 
INFO-FLOW: Handling components in module [productMod_512_s] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [monProduct_512_Pipeline_MON_PRODUCT_MOD] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.compgen.tcl 
INFO-FLOW: Found component sha256_verify_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [monProduct_512_s] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [sha256_verify] ... 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.compgen.tcl 
INFO-FLOW: Found component sha256_verify_regslice_both.
INFO-FLOW: Append model sha256_verify_regslice_both
INFO-FLOW: Found component sha256_verify_regslice_both.
INFO-FLOW: Append model sha256_verify_regslice_both
INFO-FLOW: Append model sha2561_ver_Pipeline_VITIS_LOOP_36_2
INFO-FLOW: Append model sha256_transform
INFO-FLOW: Append model sha2561_ver_Pipeline_VITIS_LOOP_90_1
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_115_2
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_118_3
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_110_1
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_138_4
INFO-FLOW: Append model sha256_final
INFO-FLOW: Append model sha2561_ver
INFO-FLOW: Append model productMod_512_s
INFO-FLOW: Append model monProduct_512_Pipeline_MON_PRODUCT_MOD
INFO-FLOW: Append model monProduct_512_s
INFO-FLOW: Append model sha256_verify
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_mux_647_8_1_1 sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_flow_control_loop_pipe_sequential_init sha256_verify_regslice_both sha256_verify_regslice_both sha2561_ver_Pipeline_VITIS_LOOP_36_2 sha256_transform sha2561_ver_Pipeline_VITIS_LOOP_90_1 sha256_final_Pipeline_VITIS_LOOP_115_2 sha256_final_Pipeline_VITIS_LOOP_118_3 sha256_final_Pipeline_VITIS_LOOP_110_1 sha256_final_Pipeline_VITIS_LOOP_138_4 sha256_final sha2561_ver productMod_512_s monProduct_512_Pipeline_MON_PRODUCT_MOD monProduct_512_s sha256_verify
INFO-FLOW: Generating /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_mux_647_8_1_1
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_verify_regslice_both
INFO-FLOW: To file: write model sha256_verify_regslice_both
INFO-FLOW: To file: write model sha2561_ver_Pipeline_VITIS_LOOP_36_2
INFO-FLOW: To file: write model sha256_transform
INFO-FLOW: To file: write model sha2561_ver_Pipeline_VITIS_LOOP_90_1
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_115_2
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_118_3
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_110_1
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_138_4
INFO-FLOW: To file: write model sha256_final
INFO-FLOW: To file: write model sha2561_ver
INFO-FLOW: To file: write model productMod_512_s
INFO-FLOW: To file: write model monProduct_512_Pipeline_MON_PRODUCT_MOD
INFO-FLOW: To file: write model monProduct_512_s
INFO-FLOW: To file: write model sha256_verify
INFO-FLOW: Generating /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.29 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/vhdl' dstVlogDir='/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/vlog' tclDir='/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db' modelList='sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_mux_647_8_1_1
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_regslice_both
sha256_verify_regslice_both
sha2561_ver_Pipeline_VITIS_LOOP_36_2
sha256_transform
sha2561_ver_Pipeline_VITIS_LOOP_90_1
sha256_final_Pipeline_VITIS_LOOP_115_2
sha256_final_Pipeline_VITIS_LOOP_118_3
sha256_final_Pipeline_VITIS_LOOP_110_1
sha256_final_Pipeline_VITIS_LOOP_138_4
sha256_final
sha2561_ver
productMod_512_s
monProduct_512_Pipeline_MON_PRODUCT_MOD
monProduct_512_s
sha256_verify
' expOnly='0'
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.compgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 42.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 42.33 seconds; current allocated memory: 756.324 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sha256_verify_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name sha2561_ver
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_mux_647_8_1_1
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_flow_control_loop_pipe_sequential_init
sha256_verify_regslice_both
sha256_verify_regslice_both
sha2561_ver_Pipeline_VITIS_LOOP_36_2
sha256_transform
sha2561_ver_Pipeline_VITIS_LOOP_90_1
sha256_final_Pipeline_VITIS_LOOP_115_2
sha256_final_Pipeline_VITIS_LOOP_118_3
sha256_final_Pipeline_VITIS_LOOP_110_1
sha256_final_Pipeline_VITIS_LOOP_138_4
sha256_final
sha2561_ver
productMod_512_s
monProduct_512_Pipeline_MON_PRODUCT_MOD
monProduct_512_s
sha256_verify
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.rtl_wrap.cfg.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_36_2.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_transform.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver_Pipeline_VITIS_LOOP_90_1.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_115_2.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_118_3.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_110_1.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_138_4.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_final.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha2561_ver.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/productMod_512_s.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_Pipeline_MON_PRODUCT_MOD.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/monProduct_512_s.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.tbgen.tcl 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/sha256_verify.constraint.tcl 
Execute       sc_get_clocks sha256_verify 
Execute       source /home/dimitra/Coyote-playground/replacingLastPacket/sum_of_all_input_data_plus_verify/vitis2/shav-rsa/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sha256_verify MODULE2INSTS {sha256_verify sha256_verify sha2561_ver grp_sha2561_ver_fu_79 sha2561_ver_Pipeline_VITIS_LOOP_36_2 grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_888 sha2561_ver_Pipeline_VITIS_LOOP_90_1 grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_1021 sha256_transform {grp_sha256_transform_fu_828 grp_sha256_transform_fu_15679} sha256_final grp_sha256_final_fu_1164 sha256_final_Pipeline_VITIS_LOOP_115_2 grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_15308 sha256_final_Pipeline_VITIS_LOOP_110_1 grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_15506 sha256_final_Pipeline_VITIS_LOOP_118_3 grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_15819 sha256_final_Pipeline_VITIS_LOOP_138_4 grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_15935 productMod_512_s grp_productMod_512_s_fu_85 monProduct_512_s {grp_monProduct_512_s_fu_89 grp_monProduct_512_s_fu_96} monProduct_512_Pipeline_MON_PRODUCT_MOD {grp_monProduct_512_Pipeline_MON_PRODUCT_MOD_fu_30 grp_monProduct_512_Pipeline_MON_PRODUCT_MOD_fu_30}} INST2MODULE {sha256_verify sha256_verify grp_sha2561_ver_fu_79 sha2561_ver grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_888 sha2561_ver_Pipeline_VITIS_LOOP_36_2 grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_1021 sha2561_ver_Pipeline_VITIS_LOOP_90_1 grp_sha256_transform_fu_828 sha256_transform grp_sha256_final_fu_1164 sha256_final grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_15308 sha256_final_Pipeline_VITIS_LOOP_115_2 grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_15506 sha256_final_Pipeline_VITIS_LOOP_110_1 grp_sha256_transform_fu_15679 sha256_transform grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_15819 sha256_final_Pipeline_VITIS_LOOP_118_3 grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_15935 sha256_final_Pipeline_VITIS_LOOP_138_4 grp_productMod_512_s_fu_85 productMod_512_s grp_monProduct_512_s_fu_89 monProduct_512_s grp_monProduct_512_Pipeline_MON_PRODUCT_MOD_fu_30 monProduct_512_Pipeline_MON_PRODUCT_MOD grp_monProduct_512_s_fu_96 monProduct_512_s} INSTDATA {sha256_verify {DEPTH 1 CHILDREN {grp_sha2561_ver_fu_79 grp_productMod_512_s_fu_85 grp_monProduct_512_s_fu_89 grp_monProduct_512_s_fu_96}} grp_sha2561_ver_fu_79 {DEPTH 2 CHILDREN {grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_888 grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_1021 grp_sha256_final_fu_1164}} grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_888 {DEPTH 3 CHILDREN {}} grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_1021 {DEPTH 3 CHILDREN grp_sha256_transform_fu_828} grp_sha256_transform_fu_828 {DEPTH 4 CHILDREN {}} grp_sha256_final_fu_1164 {DEPTH 3 CHILDREN {grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_15308 grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_15506 grp_sha256_transform_fu_15679 grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_15819 grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_15935}} grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_15308 {DEPTH 4 CHILDREN {}} grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_15506 {DEPTH 4 CHILDREN {}} grp_sha256_transform_fu_15679 {DEPTH 4 CHILDREN {}} grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_15819 {DEPTH 4 CHILDREN {}} grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_15935 {DEPTH 4 CHILDREN {}} grp_productMod_512_s_fu_85 {DEPTH 2 CHILDREN {}} grp_monProduct_512_s_fu_89 {DEPTH 2 CHILDREN grp_monProduct_512_Pipeline_MON_PRODUCT_MOD_fu_30} grp_monProduct_512_Pipeline_MON_PRODUCT_MOD_fu_30 {DEPTH 3 CHILDREN {}} grp_monProduct_512_s_fu_96 {DEPTH 2 CHILDREN grp_monProduct_512_Pipeline_MON_PRODUCT_MOD_fu_30}} MODULEDATA {sha2561_ver_Pipeline_VITIS_LOOP_36_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_1852_p2 SOURCE sha1/sha2561.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_transform {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_1140_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_4_fu_1342_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_7_fu_1522_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_10_fu_1702_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_13_fu_1882_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_16_fu_2062_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_19_fu_2236_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_22_fu_2404_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_25_fu_6354_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_28_fu_3842_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_31_fu_6518_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_34_fu_4712_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_37_fu_6682_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_40_fu_5389_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_43_fu_6852_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_46_fu_6999_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_49_fu_10596_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_52_fu_7151_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_55_fu_10747_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_58_fu_7303_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_61_fu_10898_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_64_fu_7455_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_67_fu_11055_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_70_fu_11201_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_73_fu_12487_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_76_fu_11353_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_79_fu_12638_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_82_fu_11505_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_85_fu_12789_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_88_fu_11657_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_91_fu_12946_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_94_fu_13092_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_97_fu_16285_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_100_fu_13244_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_103_fu_16436_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_106_fu_13396_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_109_fu_16587_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_112_fu_13548_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_115_fu_16744_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_118_fu_16890_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_121_fu_18083_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_124_fu_17042_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_127_fu_18234_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_130_fu_17194_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_133_fu_18385_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_136_fu_17346_p2 SOURCE sha1/sha256_impl1.cpp:37 VARIABLE add_ln37_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_2614_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_2746_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_3116_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_3355_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_3573_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_4005_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_6_fu_4245_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_7_fu_4464_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_8_fu_4887_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_9_fu_5104_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_10_fu_5522_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_11_fu_5759_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_12_fu_6001_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_13_fu_7511_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_14_fu_7747_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_15_fu_7966_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_16_fu_8217_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_17_fu_8434_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_18_fu_8689_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_19_fu_8926_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_20_fu_9144_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_21_fu_9395_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_22_fu_9634_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_23_fu_9852_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_24_fu_10103_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_25_fu_10320_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_26_fu_11790_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_27_fu_12027_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_28_fu_12245_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_29_fu_13711_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_30_fu_13950_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_31_fu_14168_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_32_fu_14419_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_33_fu_14636_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_34_fu_14891_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_35_fu_15128_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_36_fu_15346_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_37_fu_15597_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_38_fu_15836_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_39_fu_16054_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_40_fu_17590_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_41_fu_17807_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_42_fu_18739_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_43_fu_18976_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_44_fu_19194_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_45_fu_19477_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_46_fu_19716_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_47_fu_19934_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_48_fu_20185_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_49_fu_20402_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_50_fu_20657_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_51_fu_20894_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_52_fu_21112_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_53_fu_21363_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_54_fu_21602_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_55_fu_21820_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_56_fu_22071_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_57_fu_22288_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_58_fu_22543_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_59_fu_22780_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_60_fu_22998_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_61_fu_23254_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_248_fu_23371_p2 SOURCE sha1/sha256_impl1.cpp:49 VARIABLE add_ln49_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_249_fu_23377_p2 SOURCE sha1/sha256_impl1.cpp:49 VARIABLE add_ln49_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_253_fu_19293_p2 SOURCE sha1/sha256_impl1.cpp:49 VARIABLE add_ln49_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_62_fu_23493_p2 SOURCE sha1/sha256_impl1.cpp:54 VARIABLE add_ln54_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_256_fu_23611_p2 SOURCE sha1/sha256_impl1.cpp:49 VARIABLE add_ln49_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_257_fu_23616_p2 SOURCE sha1/sha256_impl1.cpp:49 VARIABLE add_ln49_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_260_fu_19309_p2 SOURCE sha1/sha256_impl1.cpp:49 VARIABLE add_ln49_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_23734_p2 SOURCE sha1/sha256_impl1.cpp:61 VARIABLE add_ln61_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_23739_p2 SOURCE sha1/sha256_impl1.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_23744_p2 SOURCE sha1/sha256_impl1.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_23749_p2 SOURCE sha1/sha256_impl1.cpp:64 VARIABLE add_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_23764_p2 SOURCE sha1/sha256_impl1.cpp:66 VARIABLE add_ln66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_23769_p2 SOURCE sha1/sha256_impl1.cpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_23091_p2 SOURCE sha1/sha256_impl1.cpp:68 VARIABLE add_ln68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha2561_ver_Pipeline_VITIS_LOOP_90_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_918_p2 SOURCE sha1/sha256_impl1.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_90_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_1454_p2 SOURCE sha1/sha256_impl1.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_90_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_1851_p2 SOURCE sha1/sha256_impl1.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_90_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_1865_p2 SOURCE sha1/sha256_impl1.cpp:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_90_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_115_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_1882_p2 SOURCE sha1/sha256_impl1.cpp:116 VARIABLE i_7 LOOP VITIS_LOOP_115_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_2215_p2 SOURCE sha1/sha256_impl1.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_115_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_118_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_1610_p2 SOURCE sha1/sha256_impl1.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_110_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_1632_p2 SOURCE sha1/sha256_impl1.cpp:111 VARIABLE i_8 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_138_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_1118_p2 SOURCE sha1/sha256_impl1.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_fu_1136_p2 SOURCE sha1/sha256_impl1.cpp:139 VARIABLE sub_ln139 LOOP VITIS_LOOP_138_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_16105_p2 SOURCE sha1/sha256_impl1.cpp:109 VARIABLE i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_16782_p2 SOURCE sha1/sha256_impl1.cpp:125 VARIABLE add_ln125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_16836_p2 SOURCE sha1/sha256_impl1.cpp:125 VARIABLE add_ln125_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_1_fu_16841_p2 SOURCE sha1/sha256_impl1.cpp:126 VARIABLE add_ln126_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_2_fu_16847_p2 SOURCE sha1/sha256_impl1.cpp:126 VARIABLE add_ln126_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_16853_p2 SOURCE sha1/sha256_impl1.cpp:126 VARIABLE add_ln126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} productMod_512_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_504_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_V_3_fu_2222_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE tmp_V_3 LOOP PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_V_4_fu_2252_p2 SOURCE ./sha256.hpp:160 VARIABLE tmp_V_4 LOOP PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_2228_p2 SOURCE ./sha256.hpp:152 VARIABLE i_11 LOOP PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} monProduct_512_Pipeline_MON_PRODUCT_MOD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_102_p2 SOURCE ./sha256.hpp:85 VARIABLE i_12 LOOP MON_PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_160_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret_V LOOP MON_PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_V_fu_170_p2 SOURCE /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE s_V LOOP MON_PRODUCT_MOD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} monProduct_512_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_58_p2 SOURCE ./sha256.hpp:93 VARIABLE add_ln93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_verify {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_198_p2 SOURCE ./sha256.hpp:114 VARIABLE i_3 LOOP VITIS_LOOP_114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sha2561_ver {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 765.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256_verify.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256_verify.
Execute       syn_report -model sha256_verify -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.71 MHz
Command     autosyn done; 298.58 sec.
Command   csynth_design done; 355.55 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 351.03 seconds. CPU system time: 4.31 seconds. Elapsed time: 355.55 seconds; current allocated memory: 538.727 MB.
Command ap_source done; 360.07 sec.
Execute cleanup_all 
Command cleanup_all done; 0.28 sec.
