vsim -gui work.tb_d_latch_rstn
# vsim -gui work.tb_d_latch_rstn 
# Start time: 21:52:37 on Sep 14,2024
# Loading work.tb_d_latch_rstn
# Loading work.d_latch_rstn
add wave -position end  sim:/tb_d_latch_rstn/d
add wave -position end  sim:/tb_d_latch_rstn/enable
add wave -position end  sim:/tb_d_latch_rstn/reset_n
add wave -position end  sim:/tb_d_latch_rstn/q
add wave -position end  sim:/tb_d_latch_rstn/q_not
run -all
#                    0 enable = 0, d = x, q = 0, q_not = 1
#                    2 enable = 0, d = 0, q = 0, q_not = 1
#                    3 enable = 0, d = 1, q = 0, q_not = 1
#                    4 enable = 0, d = 0, q = 0, q_not = 1
#                    5 enable = 0, d = 1, q = 0, q_not = 1
#                    6 enable = 1, d = 1, q = 0, q_not = 1
#                    6 enable = 1, d = 0, q = 0, q_not = 1
#                    7 enable = 1, d = 1, q = 1, q_not = 0
#                    8 enable = 0, d = 0, q = 1, q_not = 0
#                    9 enable = 0, d = 1, q = 0, q_not = 1
#                   11 enable = 0, d = 0, q = 0, q_not = 1
# ** Note: $finish    : D:/FPGA/Verilog-Labs/053.d_latch_reset/sim/d_latch_reset.v(66)
#    Time: 40 us  Iteration: 0  Instance: /tb_d_latch_rstn
# 1
# Break in Module tb_d_latch_rstn at D:/FPGA/Verilog-Labs/053.d_latch_reset/sim/d_latch_reset.v line 66
quit -sim
# End time: 21:55:44 on Sep 14,2024, Elapsed time: 0:03:07
# Errors: 0, Warnings: 1
