Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Tue Sep 16 23:53:02 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_cw_radiant_impl_1.twr lab3_cw_radiant_impl_1.udb -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab3/e155-lab3/lab3_cw_radiant/promote.xml

-----------------------------------------
Design:          lab3_cw
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 85.9268%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
timeMux/an1/Q                           |          No required time
timeMux/an2/Q                           |          No required time
digits/s1__i0/Q                         |          No required time
digits/s1__i1/Q                         |          No required time
digits/s1__i3/Q                         |          No required time
digits/s1__i2/Q                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{timeMux/an1/SR   timeMux/an2/SR}       |           No arrival time
{timeMux/counter_486__i23/SR   timeMux/counter_486__i22/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i21/SR   timeMux/counter_486__i20/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i19/SR   timeMux/counter_486__i18/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i17/SR   timeMux/counter_486__i16/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i15/SR   timeMux/counter_486__i14/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i13/SR   timeMux/counter_486__i12/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i11/SR   timeMux/counter_486__i10/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i9/SR   timeMux/counter_486__i8/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i7/SR   timeMux/counter_486__i6/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        34
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
resetInv                                |                     input
an2                                     |                    output
an1                                     |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{digits/s1__i3/SP   digits/s1__i2/SP}    |    0.968 ns 
{digits/s1__i0/SP   digits/s1__i1/SP}    |    0.968 ns 
{digits/s2__i3/SP   digits/s2__i2/SP}    |    1.563 ns 
{digits/s2__i0/SP   digits/s2__i1/SP}    |    1.563 ns 
digits/s2__i0/D                          |    1.747 ns 
{fsm/originalButton__i1/SP   fsm/originalButton__i0/SP}              
                                         |    2.092 ns 
{fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}              
                                         |    2.092 ns 
digits/s2__i3/D                          |    3.082 ns 
fsm/originalButton__i3/D                 |    3.214 ns 
fsm/originalButton__i2/D                 |    3.214 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fsm/counter__i4/Q  (SLICE_R12C13C)
Path End         : {digits/s1__i3/SP   digits/s1__i2/SP}  (SLICE_R16C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 0.968 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/counter__i5/CK   fsm/counter__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/counter__i4/CK->fsm/counter__i4/Q     SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/counter[4]                                               NET DELAY           2.141                  9.028  2       
fsm/i1_4_lut_adj_15/B->fsm/i1_4_lut_adj_15/Z
                                          SLICE_R13C13A      A0_TO_F0_DELAY      0.476                  9.504  1       
fsm/n4_c                                                     NET DELAY           0.304                  9.808  1       
fsm/i2_4_lut_adj_17/D->fsm/i2_4_lut_adj_17/Z
                                          SLICE_R13C13A      C1_TO_F1_DELAY      0.449                 10.257  14      
fsm/n387                                                     NET DELAY           2.168                 12.425  14      
fsm/i66_2_lut/B->fsm/i66_2_lut/Z          SLICE_R14C12A      D1_TO_F1_DELAY      0.449                 12.874  6       
fsm/n401[0]                                                  NET DELAY           2.432                 15.306  6       
fsm/i662_4_lut/B->fsm/i662_4_lut/Z        SLICE_R14C11B      C0_TO_F0_DELAY      0.449                 15.755  2       
fsm/n800                                                     NET DELAY           2.168                 17.923  2       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R14C12B      D1_TO_F1_DELAY      0.449                 18.372  2       
fsm/n5                                                       NET DELAY           2.168                 20.540  2       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R15C11B      D0_TO_F0_DELAY      0.476                 21.016  1       
digits/en                                                    NET DELAY           0.304                 21.320  1       
i899_3_lut/B->i899_3_lut/Z                SLICE_R15C11B      C1_TO_F1_DELAY      0.449                 21.769  4       
digits/n1050                                                 NET DELAY           3.397                 25.166  4       
{digits/s1__i3/SP   digits/s1__i2/SP}                        ENDPOINT            0.000                 25.166  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{digits/s1__i3/CK   digits/s1__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.165)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    0.968  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/counter__i4/Q  (SLICE_R12C13C)
Path End         : {digits/s1__i0/SP   digits/s1__i1/SP}  (SLICE_R15C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 0.968 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/counter__i5/CK   fsm/counter__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/counter__i4/CK->fsm/counter__i4/Q     SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/counter[4]                                               NET DELAY           2.141                  9.028  2       
fsm/i1_4_lut_adj_15/B->fsm/i1_4_lut_adj_15/Z
                                          SLICE_R13C13A      A0_TO_F0_DELAY      0.476                  9.504  1       
fsm/n4_c                                                     NET DELAY           0.304                  9.808  1       
fsm/i2_4_lut_adj_17/D->fsm/i2_4_lut_adj_17/Z
                                          SLICE_R13C13A      C1_TO_F1_DELAY      0.449                 10.257  14      
fsm/n387                                                     NET DELAY           2.168                 12.425  14      
fsm/i66_2_lut/B->fsm/i66_2_lut/Z          SLICE_R14C12A      D1_TO_F1_DELAY      0.449                 12.874  6       
fsm/n401[0]                                                  NET DELAY           2.432                 15.306  6       
fsm/i662_4_lut/B->fsm/i662_4_lut/Z        SLICE_R14C11B      C0_TO_F0_DELAY      0.449                 15.755  2       
fsm/n800                                                     NET DELAY           2.168                 17.923  2       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R14C12B      D1_TO_F1_DELAY      0.449                 18.372  2       
fsm/n5                                                       NET DELAY           2.168                 20.540  2       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R15C11B      D0_TO_F0_DELAY      0.476                 21.016  1       
digits/en                                                    NET DELAY           0.304                 21.320  1       
i899_3_lut/B->i899_3_lut/Z                SLICE_R15C11B      C1_TO_F1_DELAY      0.449                 21.769  4       
digits/n1050                                                 NET DELAY           3.397                 25.166  4       
{digits/s1__i0/SP   digits/s1__i1/SP}                        ENDPOINT            0.000                 25.166  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{digits/s1__i0/CK   digits/s1__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.165)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    0.968  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/counter__i4/Q  (SLICE_R12C13C)
Path End         : {digits/s2__i3/SP   digits/s2__i2/SP}  (SLICE_R15C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.563 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/counter__i5/CK   fsm/counter__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/counter__i4/CK->fsm/counter__i4/Q     SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/counter[4]                                               NET DELAY           2.141                  9.028  2       
fsm/i1_4_lut_adj_15/B->fsm/i1_4_lut_adj_15/Z
                                          SLICE_R13C13A      A0_TO_F0_DELAY      0.476                  9.504  1       
fsm/n4_c                                                     NET DELAY           0.304                  9.808  1       
fsm/i2_4_lut_adj_17/D->fsm/i2_4_lut_adj_17/Z
                                          SLICE_R13C13A      C1_TO_F1_DELAY      0.449                 10.257  14      
fsm/n387                                                     NET DELAY           2.168                 12.425  14      
fsm/i66_2_lut/B->fsm/i66_2_lut/Z          SLICE_R14C12A      D1_TO_F1_DELAY      0.449                 12.874  6       
fsm/n401[0]                                                  NET DELAY           2.432                 15.306  6       
fsm/i662_4_lut/B->fsm/i662_4_lut/Z        SLICE_R14C11B      C0_TO_F0_DELAY      0.449                 15.755  2       
fsm/n800                                                     NET DELAY           2.168                 17.923  2       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R14C12B      D1_TO_F1_DELAY      0.449                 18.372  2       
fsm/n5                                                       NET DELAY           2.168                 20.540  2       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R15C11B      D0_TO_F0_DELAY      0.476                 21.016  1       
digits/en                                                    NET DELAY           0.304                 21.320  1       
i899_3_lut/B->i899_3_lut/Z                SLICE_R15C11B      C1_TO_F1_DELAY      0.449                 21.769  4       
digits/n1050                                                 NET DELAY           2.802                 24.571  4       
{digits/s2__i3/SP   digits/s2__i2/SP}                        ENDPOINT            0.000                 24.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{digits/s2__i3/CK   digits/s2__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.570)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.563  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/counter__i4/Q  (SLICE_R12C13C)
Path End         : {digits/s2__i0/SP   digits/s2__i1/SP}  (SLICE_R14C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.563 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/counter__i5/CK   fsm/counter__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/counter__i4/CK->fsm/counter__i4/Q     SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/counter[4]                                               NET DELAY           2.141                  9.028  2       
fsm/i1_4_lut_adj_15/B->fsm/i1_4_lut_adj_15/Z
                                          SLICE_R13C13A      A0_TO_F0_DELAY      0.476                  9.504  1       
fsm/n4_c                                                     NET DELAY           0.304                  9.808  1       
fsm/i2_4_lut_adj_17/D->fsm/i2_4_lut_adj_17/Z
                                          SLICE_R13C13A      C1_TO_F1_DELAY      0.449                 10.257  14      
fsm/n387                                                     NET DELAY           2.168                 12.425  14      
fsm/i66_2_lut/B->fsm/i66_2_lut/Z          SLICE_R14C12A      D1_TO_F1_DELAY      0.449                 12.874  6       
fsm/n401[0]                                                  NET DELAY           2.432                 15.306  6       
fsm/i662_4_lut/B->fsm/i662_4_lut/Z        SLICE_R14C11B      C0_TO_F0_DELAY      0.449                 15.755  2       
fsm/n800                                                     NET DELAY           2.168                 17.923  2       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R14C12B      D1_TO_F1_DELAY      0.449                 18.372  2       
fsm/n5                                                       NET DELAY           2.168                 20.540  2       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R15C11B      D0_TO_F0_DELAY      0.476                 21.016  1       
digits/en                                                    NET DELAY           0.304                 21.320  1       
i899_3_lut/B->i899_3_lut/Z                SLICE_R15C11B      C1_TO_F1_DELAY      0.449                 21.769  4       
digits/n1050                                                 NET DELAY           2.802                 24.571  4       
{digits/s2__i0/SP   digits/s2__i1/SP}                        ENDPOINT            0.000                 24.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.570)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.563  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/state_FSM_i7/Q  (SLICE_R15C11C)
Path End         : digits/s2__i0/D  (SLICE_R14C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.747 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/state_FSM_i6/CK   fsm/state_FSM_i7/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/state_FSM_i7/CK->fsm/state_FSM_i7/Q   SLICE_R15C11C      CLK_TO_Q1_DELAY     1.388                  6.887  4       
fsm/rc_7__N_1[7]                                             NET DELAY           3.265                 10.152  4       
fsm/i2_3_lut/A->fsm/i2_3_lut/Z            SLICE_R16C9A       B0_TO_F0_DELAY      0.449                 10.601  9       
keypad_decode/rc[5]                                          NET DELAY           3.027                 13.628  9       
keypad_decode/i2_3_lut_4_lut/B->keypad_decode/i2_3_lut_4_lut/Z
                                          SLICE_R14C9C       C0_TO_F0_DELAY      0.449                 14.077  5       
keypad_decode/n14_c                                          NET DELAY           2.763                 16.840  5       
keypad_decode/i1949_4_lut/D->keypad_decode/i1949_4_lut/Z
                                          SLICE_R15C8C       D1_TO_F1_DELAY      0.449                 17.289  1       
keypad_decode/n2242                                          NET DELAY           2.551                 19.840  1       
keypad_decode/i1959_4_lut/A->keypad_decode/i1959_4_lut/Z
                                          SLICE_R16C9B       A1_TO_F1_DELAY      0.449                 20.289  1       
keypad_decode/n2252                                          NET DELAY           3.622                 23.911  1       
keypad_decode/i3_4_lut_adj_10/D->keypad_decode/i3_4_lut_adj_10/Z
                                          SLICE_R14C8C       C0_TO_F0_DELAY      0.476                 24.387  1       
digits/key[0]                                                NET DELAY           0.000                 24.387  1       
digits/s2__i0/D                                              ENDPOINT            0.000                 24.387  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.386)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.747  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/originalButton__i1/Q  (SLICE_R13C10C)
Path End         : {fsm/originalButton__i1/SP   fsm/originalButton__i0/SP}  (SLICE_R13C10C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.092 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/originalButton__i1/CK   fsm/originalButton__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/originalButton__i1/CK->fsm/originalButton__i1/Q
                                          SLICE_R13C10C      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fsm/originalButton[1]                                        NET DELAY           2.141                  9.028  2       
fsm/i3_4_lut/C->fsm/i3_4_lut/Z            SLICE_R13C10D      A0_TO_F0_DELAY      0.449                  9.477  1       
fsm/n1910                                                    NET DELAY           2.551                 12.028  1       
fsm/i4_4_lut/C->fsm/i4_4_lut/Z            SLICE_R13C11B      A0_TO_F0_DELAY      0.449                 12.477  8       
fsm/originalStillPressed                                     NET DELAY           2.168                 14.645  8       
fsm/i1_4_lut_adj_22/B->fsm/i1_4_lut_adj_22/Z
                                          SLICE_R14C10B      D0_TO_F0_DELAY      0.449                 15.094  3       
fsm/n4_adj_136                                               NET DELAY           3.080                 18.174  3       
fsm/i1943_2_lut_4_lut/C->fsm/i1943_2_lut_4_lut/Z
                                          SLICE_R13C12B      B1_TO_F1_DELAY      0.449                 18.623  1       
fsm/n2236                                                    NET DELAY           2.763                 21.386  1       
i2176_4_lut/C->i2176_4_lut/Z              SLICE_R12C11B      D1_TO_F1_DELAY      0.449                 21.835  2       
fsm/n1042                                                    NET DELAY           2.207                 24.042  2       
{fsm/originalButton__i1/SP   fsm/originalButton__i0/SP}
                                                             ENDPOINT            0.000                 24.042  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i1/CK   fsm/originalButton__i0/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.041)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.092  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/originalButton__i1/Q  (SLICE_R13C10C)
Path End         : {fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}  (SLICE_R13C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.092 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/originalButton__i1/CK   fsm/originalButton__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/originalButton__i1/CK->fsm/originalButton__i1/Q
                                          SLICE_R13C10C      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fsm/originalButton[1]                                        NET DELAY           2.141                  9.028  2       
fsm/i3_4_lut/C->fsm/i3_4_lut/Z            SLICE_R13C10D      A0_TO_F0_DELAY      0.449                  9.477  1       
fsm/n1910                                                    NET DELAY           2.551                 12.028  1       
fsm/i4_4_lut/C->fsm/i4_4_lut/Z            SLICE_R13C11B      A0_TO_F0_DELAY      0.449                 12.477  8       
fsm/originalStillPressed                                     NET DELAY           2.168                 14.645  8       
fsm/i1_4_lut_adj_22/B->fsm/i1_4_lut_adj_22/Z
                                          SLICE_R14C10B      D0_TO_F0_DELAY      0.449                 15.094  3       
fsm/n4_adj_136                                               NET DELAY           3.080                 18.174  3       
fsm/i1943_2_lut_4_lut/C->fsm/i1943_2_lut_4_lut/Z
                                          SLICE_R13C12B      B1_TO_F1_DELAY      0.449                 18.623  1       
fsm/n2236                                                    NET DELAY           2.763                 21.386  1       
i2176_4_lut/C->i2176_4_lut/Z              SLICE_R12C11B      D1_TO_F1_DELAY      0.449                 21.835  2       
fsm/n1042                                                    NET DELAY           2.207                 24.042  2       
{fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}
                                                             ENDPOINT            0.000                 24.042  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.041)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.092  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/state_FSM_i0/Q  (SLICE_R12C10A)
Path End         : digits/s2__i3/D  (SLICE_R15C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.082 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{fsm/state_FSM_i0/CK   fsm/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/state_FSM_i0/CK->fsm/state_FSM_i0/Q   SLICE_R12C10A      CLK_TO_Q0_DELAY     1.388                  6.887  6       
fsm/rc_7__N_1[0]                                             NET DELAY           3.265                 10.152  6       
fsm/i1_2_lut_3_lut_adj_26/C->fsm/i1_2_lut_3_lut_adj_26/Z
                                          SLICE_R14C9A       B0_TO_F0_DELAY      0.449                 10.601  7       
keypad_decode/rc[4]                                          NET DELAY           2.763                 13.364  7       
keypad_decode/i3_3_lut_4_lut/A->keypad_decode/i3_3_lut_4_lut/Z
                                          SLICE_R15C9A       D1_TO_F1_DELAY      0.449                 13.813  1       
keypad_decode/n8                                             NET DELAY           2.485                 16.298  1       
keypad_decode/i1_4_lut/C->keypad_decode/i1_4_lut/Z
                                          SLICE_R14C9B       B0_TO_F0_DELAY      0.476                 16.774  2       
keypad_decode/n516                                           NET DELAY           0.304                 17.078  2       
keypad_decode/reduce_or_483_i1_3_lut/A->keypad_decode/reduce_or_483_i1_3_lut/Z
                                          SLICE_R14C9B       C1_TO_F1_DELAY      0.449                 17.527  2       
keypad_decode/n1                                             NET DELAY           2.168                 19.695  2       
keypad_decode.i2_4_lut_adj_8/C->keypad_decode.i2_4_lut_adj_8/Z
                                          SLICE_R14C9C       D1_TO_F1_DELAY      0.449                 20.144  2       
keypad_decode/key_2__N_15                                    NET DELAY           2.432                 22.576  2       
keypad_decode/i2_4_lut_adj_9/B->keypad_decode/i2_4_lut_adj_9/Z
                                          SLICE_R15C8A       C0_TO_F0_DELAY      0.476                 23.052  1       
digits/key[3]                                                NET DELAY           0.000                 23.052  1       
digits/s2__i3/D                                              ENDPOINT            0.000                 23.052  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{digits/s2__i3/CK   digits/s2__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.051)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.082  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/out__i1/Q  (SLICE_R13C8C)
Path End         : fsm/originalButton__i3/D  (SLICE_R13C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{sync/out__i1/CK   sync/out__i0/CK}                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync/out__i1/CK->sync/out__i1/Q           SLICE_R13C8C       CLK_TO_Q0_DELAY     1.388                  6.887  12      
keypad_decode/col_sync[1]                                    NET DELAY           3.331                 10.218  12      
fsm/i1_4_lut_4_lut_4_lut/C->fsm/i1_4_lut_4_lut_4_lut/Z
                                          SLICE_R14C12A      A0_TO_F0_DELAY      0.449                 10.667  12      
fsm/oneButtonPressed                                         NET DELAY           2.168                 12.835  12      
fsm/i668_4_lut_4_lut/A->fsm/i668_4_lut_4_lut/Z
                                          SLICE_R13C13B      D0_TO_F0_DELAY      0.476                 13.311  3       
fsm/n806                                                     NET DELAY           0.304                 13.615  3       
fsm/mux_91_i9_3_lut/B->fsm/mux_91_i9_3_lut/Z
                                          SLICE_R13C13B      C1_TO_F1_DELAY      0.449                 14.064  1       
fsm/n148[8]                                                  NET DELAY           2.551                 16.615  1       
fsm/i3_4_lut_adj_21/C->fsm/i3_4_lut_adj_21/Z
                                          SLICE_R14C13B      A0_TO_F0_DELAY      0.449                 17.064  1       
fsm/n1932                                                    NET DELAY           2.763                 19.827  1       
fsm/i472_4_lut/A->fsm/i472_4_lut/Z        SLICE_R13C11D      D1_TO_F1_DELAY      0.449                 20.276  4       
fsm/n590                                                     NET DELAY           2.168                 22.444  4       
fsm/i1202_2_lut/B->fsm/i1202_2_lut/Z      SLICE_R13C10A      D0_TO_F0_DELAY      0.476                 22.920  1       
fsm/n129[3]                                                  NET DELAY           0.000                 22.920  1       
fsm/originalButton__i3/D                                     ENDPOINT            0.000                 22.920  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.919)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.214  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/out__i1/Q  (SLICE_R13C8C)
Path End         : fsm/originalButton__i2/D  (SLICE_R13C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
digits/clk                                                   NET DELAY           5.499                  5.499  48      
{sync/out__i1/CK   sync/out__i0/CK}                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync/out__i1/CK->sync/out__i1/Q           SLICE_R13C8C       CLK_TO_Q0_DELAY     1.388                  6.887  12      
keypad_decode/col_sync[1]                                    NET DELAY           3.331                 10.218  12      
fsm/i1_4_lut_4_lut_4_lut/C->fsm/i1_4_lut_4_lut_4_lut/Z
                                          SLICE_R14C12A      A0_TO_F0_DELAY      0.449                 10.667  12      
fsm/oneButtonPressed                                         NET DELAY           2.168                 12.835  12      
fsm/i668_4_lut_4_lut/A->fsm/i668_4_lut_4_lut/Z
                                          SLICE_R13C13B      D0_TO_F0_DELAY      0.476                 13.311  3       
fsm/n806                                                     NET DELAY           0.304                 13.615  3       
fsm/mux_91_i9_3_lut/B->fsm/mux_91_i9_3_lut/Z
                                          SLICE_R13C13B      C1_TO_F1_DELAY      0.449                 14.064  1       
fsm/n148[8]                                                  NET DELAY           2.551                 16.615  1       
fsm/i3_4_lut_adj_21/C->fsm/i3_4_lut_adj_21/Z
                                          SLICE_R14C13B      A0_TO_F0_DELAY      0.449                 17.064  1       
fsm/n1932                                                    NET DELAY           2.763                 19.827  1       
fsm/i472_4_lut/A->fsm/i472_4_lut/Z        SLICE_R13C11D      D1_TO_F1_DELAY      0.449                 20.276  4       
fsm/n590                                                     NET DELAY           2.168                 22.444  4       
fsm/i1203_2_lut/B->fsm/i1203_2_lut/Z      SLICE_R13C10A      D1_TO_F1_DELAY      0.476                 22.920  1       
fsm/n129[2]                                                  NET DELAY           0.000                 22.920  1       
fsm/originalButton__i2/D                                     ENDPOINT            0.000                 22.920  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
digits/clk                                                   NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.919)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.214  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
digits/s1__i2/D                          |    1.743 ns 
digits/s1__i0/D                          |    1.743 ns 
digits/s1__i1/D                          |    1.743 ns 
sync/out__i1/D                           |    1.743 ns 
sync/out__i0/D                           |    1.743 ns 
sync/out__i3/D                           |    1.743 ns 
sync/out__i2/D                           |    1.743 ns 
timeMux/an2/D                            |    1.743 ns 
fsm/fsm_counter_485__i9/D                |    1.913 ns 
fsm/fsm_counter_485__i10/D               |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : digits/s2__i2/Q  (SLICE_R15C8A)
Path End         : digits/s1__i2/D  (SLICE_R16C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{digits/s2__i3/CK   digits/s2__i2/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
digits/s2__i2/CK->digits/s2__i2/Q         SLICE_R15C8A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
digits/s2[2]                                                 NET DELAY        0.712                  4.575  2       
SLICE_90/D1->SLICE_90/F1                  SLICE_R16C7A       D1_TO_F1_DELAY   0.252                  4.827  1       
s2[2].sig_011.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
digits/s1__i2/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{digits/s1__i3/CK   digits/s1__i2/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : digits/s2__i0/Q  (SLICE_R14C8C)
Path End         : digits/s1__i0/D  (SLICE_R15C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
digits/s2__i0/CK->digits/s2__i0/Q         SLICE_R14C8C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
digits/s2[0]                                                 NET DELAY        0.712                  4.575  2       
SLICE_89/D0->SLICE_89/F0                  SLICE_R15C7A       D0_TO_F0_DELAY   0.252                  4.827  1       
s2[0].sig_009.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
digits/s1__i0/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{digits/s1__i0/CK   digits/s1__i1/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : digits/s2__i1/Q  (SLICE_R14C8C)
Path End         : digits/s1__i1/D  (SLICE_R15C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
digits/s2__i1/CK->digits/s2__i1/Q         SLICE_R14C8C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
digits/s2[1]                                                 NET DELAY        0.712                  4.575  2       
SLICE_89/D1->SLICE_89/F1                  SLICE_R15C7A       D1_TO_F1_DELAY   0.252                  4.827  1       
s2[1].sig_012.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
digits/s1__i1/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{digits/s1__i0/CK   digits/s1__i1/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/mid__i1/Q  (SLICE_R12C8D)
Path End         : sync/out__i1/D  (SLICE_R13C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/mid__i1/CK   sync/mid__i0/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync/mid__i1/CK->sync/mid__i1/Q           SLICE_R12C8D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
sync/mid[1]                                                  NET DELAY        0.712                  4.575  1       
sync.SLICE_61/D0->sync.SLICE_61/F0        SLICE_R13C8C       D0_TO_F0_DELAY   0.252                  4.827  1       
sync.mid[1].sig_006.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
sync/out__i1/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/out__i1/CK   sync/out__i0/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/mid__i0/Q  (SLICE_R12C8D)
Path End         : sync/out__i0/D  (SLICE_R13C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/mid__i1/CK   sync/mid__i0/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync/mid__i0/CK->sync/mid__i0/Q           SLICE_R12C8D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
sync/mid[0]                                                  NET DELAY        0.712                  4.575  1       
sync.SLICE_61/D1->sync.SLICE_61/F1        SLICE_R13C8C       D1_TO_F1_DELAY   0.252                  4.827  1       
sync.mid[0].sig_008.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
sync/out__i0/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/out__i1/CK   sync/out__i0/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/mid__i3/Q  (SLICE_R13C12C)
Path End         : sync/out__i3/D  (SLICE_R13C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/mid__i2/CK   sync/mid__i3/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync/mid__i3/CK->sync/mid__i3/Q           SLICE_R13C12C      CLK_TO_Q1_DELAY  0.779                  3.863  1       
sync/mid[3]                                                  NET DELAY        0.712                  4.575  1       
sync.SLICE_59/D0->sync.SLICE_59/F0        SLICE_R13C12D      D0_TO_F0_DELAY   0.252                  4.827  1       
sync.mid[3].sig_004.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
sync/out__i3/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/out__i3/CK   sync/out__i2/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/mid__i2/Q  (SLICE_R13C12C)
Path End         : sync/out__i2/D  (SLICE_R13C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/mid__i2/CK   sync/mid__i3/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync/mid__i2/CK->sync/mid__i2/Q           SLICE_R13C12C      CLK_TO_Q0_DELAY  0.779                  3.863  1       
sync/mid[2]                                                  NET DELAY        0.712                  4.575  1       
sync.SLICE_59/D1->sync.SLICE_59/F1        SLICE_R13C12D      D1_TO_F1_DELAY   0.252                  4.827  1       
sync.mid[2].sig_005.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
sync/out__i2/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{sync/out__i3/CK   sync/out__i2/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeMux/signal_c/Q  (SLICE_R16C8D)
Path End         : timeMux/an2/D  (SLICE_R17C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
timeMux/signal_c/CK                                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
timeMux/signal_c/CK->timeMux/signal_c/Q   SLICE_R16C8D       CLK_TO_Q1_DELAY  0.779                  3.863  7       
segMux/signal                                                NET DELAY        0.712                  4.575  7       
timeMux.SLICE_28/D1->timeMux.SLICE_28/F1  SLICE_R17C8C       D1_TO_F1_DELAY   0.252                  4.827  1       
signal.sig_000.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
timeMux/an2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{timeMux/an1/CK   timeMux/an2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i9/Q  (SLICE_R10C13B)
Path End         : fsm/fsm_counter_485__i9/D  (SLICE_R10C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i9/CK   fsm/fsm_counter_485__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i9/CK->fsm/fsm_counter_485__i9/Q
                                          SLICE_R10C13B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
fsm/fsm_counter[9]                                           NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_11/C0->fsm/fsm_counter_485_add_4_11/S0
                                          SLICE_R10C13B      C0_TO_F0_DELAY   0.252                  4.997  1       
fsm/n81[9]                                                   NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i9/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i9/CK   fsm/fsm_counter_485__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i10/Q  (SLICE_R10C13B)
Path End         : fsm/fsm_counter_485__i10/D  (SLICE_R10C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i9/CK   fsm/fsm_counter_485__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i10/CK->fsm/fsm_counter_485__i10/Q
                                          SLICE_R10C13B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
fsm/fsm_counter[10]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_11/C1->fsm/fsm_counter_485_add_4_11/S1
                                          SLICE_R10C13B      C1_TO_F1_DELAY   0.252                  4.997  1       
fsm/n81[10]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i10/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
digits/clk                                                   NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i9/CK   fsm/fsm_counter_485__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



