INTSTYLE=ise
INFILE=C:\Users\nimer\Documents\Verilog Projects\VGA_Image_Test\main.ncd
OUTFILE=C:\Users\nimer\Documents\Verilog Projects\VGA_Image_Test\main.bit
FAMILY=Spartan3E
PART=xc3s500e-5ft256
WORKINGDIR=C:\Users\nimer\Documents\Verilog Projects\VGA_Image_Test
LICENSE=WebPack
USER_INFO=__0_0_0
