INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:22:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 buffer116/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer114/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.865ns (15.215%)  route 4.820ns (84.785%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2444, unset)         0.508     0.508    buffer116/clk
                         FDRE                                         r  buffer116/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer116/dataReg_reg[4]/Q
                         net (fo=4, unplaced)         0.440     1.174    buffer116/control/Memory_reg[0][5][4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.293 r  buffer116/control/Memory[0][4]_i_6__0/O
                         net (fo=2, unplaced)         0.716     2.009    buffer116/control/Memory[0][4]_i_6__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.052 f  buffer116/control/outputValid_i_2__16/O
                         net (fo=31, unplaced)        0.314     2.366    buffer176/fifo/Memory_reg[0][0]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     2.409 f  buffer176/fifo/fullReg_i_6__11/O
                         net (fo=6, unplaced)         0.254     2.663    control_merge5/tehb/control/transmitValue_reg_11
                         LUT6 (Prop_lut6_I2_O)        0.043     2.706 f  control_merge5/tehb/control/transmitValue_i_3__43/O
                         net (fo=14, unplaced)        0.295     3.001    control_merge6/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.044 f  control_merge6/tehb/control/transmitValue_i_4__23/O
                         net (fo=9, unplaced)         0.285     3.329    control_merge6/tehb/control/transmitValue_i_4__23_n_0
                         LUT2 (Prop_lut2_I0_O)        0.047     3.376 f  control_merge6/tehb/control/fullReg_i_3__26/O
                         net (fo=8, unplaced)         0.282     3.658    control_merge6/tehb/control/fullReg_i_3__26_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.701 f  control_merge6/tehb/control/Memory[0][4]_i_3__1/O
                         net (fo=19, unplaced)        0.303     4.004    fork42/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I2_O)        0.043     4.047 r  fork42/control/generateBlocks[3].regblock/D_storeEn_INST_0_i_5/O
                         net (fo=6, unplaced)         0.409     4.456    muli2/oehb/control/shli13_result_valid
                         LUT5 (Prop_lut5_I1_O)        0.043     4.499 f  muli2/oehb/control/D_storeAddr[6]_INST_0_i_2/O
                         net (fo=49, unplaced)        0.326     4.825    fork58/control/generateBlocks[1].regblock/store3_addrOut_ready
                         LUT5 (Prop_lut5_I1_O)        0.043     4.868 f  fork58/control/generateBlocks[1].regblock/join_inputs/Head[1]_i_3__1/O
                         net (fo=2, unplaced)         0.255     5.123    buffer156/fifo/addi29_result_ready
                         LUT4 (Prop_lut4_I2_O)        0.043     5.166 f  buffer156/fifo/join_inputs/Head[1]_i_2__4/O
                         net (fo=13, unplaced)        0.427     5.593    fork56/control/generateBlocks[5].regblock/buffer157_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     5.636 r  fork56/control/generateBlocks[5].regblock/fullReg_i_3__7/O
                         net (fo=3, unplaced)         0.240     5.876    fork56/control/generateBlocks[5].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.919 r  fork56/control/generateBlocks[5].regblock/dataReg[4]_i_1__7/O
                         net (fo=5, unplaced)         0.274     6.193    buffer114/dataReg_reg[4]_3[0]
                         FDRE                                         r  buffer114/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2444, unset)         0.483    14.183    buffer114/clk
                         FDRE                                         r  buffer114/dataReg_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.955    buffer114/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  7.762    




