export CARAVEL_ROOT=/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/caravel && cd openlane && make user_proj_example
make[1]: Entering directory '/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane'
###############################################
[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|   | |  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	| O | |   _/    _]|  |  || |___ |     ||  |  ||    _]
	|   | |  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|


[INFO]: Version: 2022.02.23_02.50.41
[INFO]: Running non-interactively
[INFO]: Using design configuration at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/config.tcl
[INFO]: Sourcing Configurations from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/config.tcl
[INFO]: PDKs root directory: /home/mxmont/Documents/software/OpenHardware/pdk
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/mxmont/Documents/software/OpenHardware/pdk/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library is set to: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/config.tcl
[WARNING]: Removing exisiting run /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example
[INFO]: Current run directory is /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The available metal layers (6) are li1  met1  met2  met3  met4  met5
[INFO]: Merging LEF Files...
mergeLef.py : Merging LEFs
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 441
mergeLef.py : Merging LEFs complete
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Preparation complete
[INFO]: Incremented step index to 0.
[INFO]: Running Synthesis...

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/caravel/verilog/rtl/defines.v
Parsing SystemVerilog input from `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/caravel/verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v
Parsing SystemVerilog input from `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v' to AST representation.
Generating RTLIL representation for module `\SonarOnChip'.
Generating RTLIL representation for module `\Abs'.
Generating RTLIL representation for module `\comparator'.
Generating RTLIL representation for module `\multiplier'.
Generating RTLIL representation for module `\SR_latch'.
Generating RTLIL representation for module `\cic'.
Warning: Replacing memory \ff2 with list of registers. See /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:461
Warning: Replacing memory \ff1 with list of registers. See /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:460
Generating RTLIL representation for module `\Filters'.
Note: Assuming pure combinatorial block at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630.1-739.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Note: Assuming pure combinatorial block at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135.3-153.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157.3-199.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\micclk'.
Generating RTLIL representation for module `\pcm_clk'.
Successfully finished Verilog frontend.

4. Generating Graphviz representation of design.
Writing dot description to `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk

5.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk
Removed 0 unused modules.
Mapping positional arguments of cell SonarOnChip.sr (SR_latch).
Mapping positional arguments of cell SonarOnChip.comp (comparator).
Mapping positional arguments of cell SonarOnChip.abs (Abs).
Mapping positional arguments of cell SonarOnChip.mul (multiplier).
Mapping positional arguments of cell SonarOnChip.cicmodule (cic).

6. Executing TRIBUF pass.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk

7.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk
Removed 0 unused modules.

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$118 in module pcm_clk.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$114 in module micclk.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$110 in module micclk.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$104 in module user_proj_example.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102 in module user_proj_example.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$97 in module user_proj_example.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95 in module user_proj_example.
Marked 4 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40 in module Filters.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35 in module Filters.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33 in module Filters.
Marked 4 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28 in module Filters.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24 in module cic.
Marked 3 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16 in module SR_latch.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8 in module SonarOnChip.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4 in module SonarOnChip.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3 in module SonarOnChip.
Removed a total of 0 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 24 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$118'.
     1/2: $0\count[9:0]
     2/2: $0\ce_pcm[0:0]
Creating decoders for process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$114'.
     1/2: $0\cnt2[3:0]
     2/2: $0\tmp2[0:0]
Creating decoders for process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$110'.
     1/2: $0\cnt1[3:0]
     2/2: $0\tmp1[0:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$104'.
     1/1: $1\status[31:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
     1/5: $0\prescaler[31:0] [31:10]
     2/5: $0\prescaler[31:0] [9:0]
     3/5: $0\wbs_done[0:0]
     4/5: $0\status[31:0]
     5/5: $0\rdata[31:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$97'.
     1/2: $1\wbs_ack[0:0]
     2/2: $1\wbs_dat[15:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95'.
     1/9: $2\valid_i[7:0] [7]
     2/9: $2\valid_i[7:0] [4]
     3/9: $2\valid_i[7:0] [2]
     4/9: $2\valid_i[7:0] [0]
     5/9: $2\valid_i[7:0] [6]
     6/9: $2\valid_i[7:0] [5]
     7/9: $2\valid_i[7:0] [1]
     8/9: $2\valid_i[7:0] [3]
     9/9: $1\valid_i[7:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
     1/1: $0\result[15:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35'.
     1/4: $1\next_phase[4:0]
     2/4: $1\add1[15:0]
     3/4: $1\mux_xy[15:0]
     4/4: $1\mux_coeff[15:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
     1/1: $0\phase[4:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
     1/13: $0\Yt_maf[15:0]
     2/13: $0\X3_maf[15:0]
     3/13: $0\X2_maf[15:0]
     4/13: $0\X1_maf[15:0]
     5/13: $0\Y2_iir[15:0]
     6/13: $0\Y1_iir[15:0]
     7/13: $0\Yt_iir[15:0]
     8/13: $0\X2_iir[15:0]
     9/13: $0\X1_iir[15:0]
    10/13: $0\Yt_fir[15:0]
    11/13: $0\X3_fir[15:0]
    12/13: $0\X2_fir[15:0]
    13/13: $0\X1_fir[15:0]
Creating decoders for process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
     1/68: $2\i[31:0]
     2/68: $1\i[31:0]
     3/68: $0\ff2[31][6:0]
     4/68: $0\ff2[30][6:0]
     5/68: $0\ff2[29][6:0]
     6/68: $0\ff2[28][6:0]
     7/68: $0\ff2[27][6:0]
     8/68: $0\ff2[26][6:0]
     9/68: $0\ff2[25][6:0]
    10/68: $0\ff2[24][6:0]
    11/68: $0\ff2[23][6:0]
    12/68: $0\ff2[22][6:0]
    13/68: $0\ff2[21][6:0]
    14/68: $0\ff2[20][6:0]
    15/68: $0\ff2[19][6:0]
    16/68: $0\ff2[18][6:0]
    17/68: $0\ff2[17][6:0]
    18/68: $0\ff2[16][6:0]
    19/68: $0\ff2[15][6:0]
    20/68: $0\ff2[14][6:0]
    21/68: $0\ff2[13][6:0]
    22/68: $0\ff2[12][6:0]
    23/68: $0\ff2[11][6:0]
    24/68: $0\ff2[10][6:0]
    25/68: $0\ff2[9][6:0]
    26/68: $0\ff2[8][6:0]
    27/68: $0\ff2[7][6:0]
    28/68: $0\ff2[6][6:0]
    29/68: $0\ff2[5][6:0]
    30/68: $0\ff2[4][6:0]
    31/68: $0\ff2[3][6:0]
    32/68: $0\ff2[2][6:0]
    33/68: $0\ff2[1][6:0]
    34/68: $0\ff2[0][6:0]
    35/68: $0\ff1[31][1:0]
    36/68: $0\ff1[30][1:0]
    37/68: $0\ff1[29][1:0]
    38/68: $0\ff1[28][1:0]
    39/68: $0\ff1[27][1:0]
    40/68: $0\ff1[26][1:0]
    41/68: $0\ff1[25][1:0]
    42/68: $0\ff1[24][1:0]
    43/68: $0\ff1[23][1:0]
    44/68: $0\ff1[22][1:0]
    45/68: $0\ff1[21][1:0]
    46/68: $0\ff1[20][1:0]
    47/68: $0\ff1[19][1:0]
    48/68: $0\ff1[18][1:0]
    49/68: $0\ff1[17][1:0]
    50/68: $0\ff1[16][1:0]
    51/68: $0\ff1[15][1:0]
    52/68: $0\ff1[14][1:0]
    53/68: $0\ff1[13][1:0]
    54/68: $0\ff1[12][1:0]
    55/68: $0\ff1[11][1:0]
    56/68: $0\ff1[10][1:0]
    57/68: $0\ff1[9][1:0]
    58/68: $0\ff1[8][1:0]
    59/68: $0\ff1[7][1:0]
    60/68: $0\ff1[6][1:0]
    61/68: $0\ff1[5][1:0]
    62/68: $0\ff1[4][1:0]
    63/68: $0\ff1[3][1:0]
    64/68: $0\ff1[2][1:0]
    65/68: $0\ff1[1][1:0]
    66/68: $0\ff1[0][1:0]
    67/68: $0\ff2out[11:0]
    68/68: $0\ff1out[6:0]
Creating decoders for process `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
     1/2: $0\qbar[0:0]
     2/2: $0\q[0:0]
Creating decoders for process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
     1/1: $0\pcm[15:0]
Creating decoders for process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
     1/1: $0\timer[15:0]
Creating decoders for process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
     1/13: $0\wbs_done[0:0]
     2/13: $0\rdata[15:0]
     3/13: $0\threshold[15:0]
     4/13: $0\fb1[15:0]
     5/13: $0\fb0[15:0]
     6/13: $0\b2[15:0]
     7/13: $0\b1[15:0]
     8/13: $0\a2[15:0]
     9/13: $0\a1[15:0]
    10/13: $0\a0[15:0]
    11/13: $0\pcm_load[15:0]
    12/13: $0\amp[7:0]
    13/13: $0\control[7:0]

7.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\user_proj_example.\dat_o[0]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[1]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[2]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[3]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[4]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[5]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[6]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\dat_o[7]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[0]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[1]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[2]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[3]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[4]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[5]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[6]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\ack_o[7]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
No latch inferred for signal `\user_proj_example.\wbs_dat' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$97'.
No latch inferred for signal `\user_proj_example.\wbs_ack' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$97'.
Latch inferred for signal `\user_proj_example.\valid_i [0]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1189
Latch inferred for signal `\user_proj_example.\valid_i [1]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1238
Latch inferred for signal `\user_proj_example.\valid_i [2]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1287
Latch inferred for signal `\user_proj_example.\valid_i [3]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1332
Latch inferred for signal `\user_proj_example.\valid_i [4]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1381
Latch inferred for signal `\user_proj_example.\valid_i [5]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1430
Latch inferred for signal `\user_proj_example.\valid_i [6]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1479
Latch inferred for signal `\user_proj_example.\valid_i [7]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95': $auto$proc_dlatch.cc:427:proc_dlatch$1528
Latch inferred for signal `\Filters.\mux_coeff' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1587
Latch inferred for signal `\Filters.\mux_xy' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1646
Latch inferred for signal `\Filters.\add1' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1663
Latch inferred for signal `\Filters.\next_phase' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1764

7.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pcm_clk.\ce_pcm' using process `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$118'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\pcm_clk.\count' using process `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$118'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\micclk.\tmp2' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$114'.
  created $dff cell `$procdff$1767' with negative edge clock.
Creating register for signal `\micclk.\cnt2' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$114'.
  created $dff cell `$procdff$1768' with negative edge clock.
Creating register for signal `\micclk.\tmp1' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$110'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\micclk.\cnt1' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$110'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\user_proj_example.\status' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$104'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\user_proj_example.\wbs_done' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\user_proj_example.\rdata' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\user_proj_example.\status' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\user_proj_example.\prescaler' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\Filters.\result' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\Filters.\phase' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\Filters.\X1_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\Filters.\X2_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\Filters.\X3_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\Filters.\Yt_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\Filters.\X1_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\Filters.\X2_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\Filters.\Yt_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\Filters.\Y1_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\Filters.\Y2_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\Filters.\X1_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\Filters.\X2_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\Filters.\X3_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\Filters.\Yt_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\cic.\i' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\cic.\ff1out' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\cic.\ff2out' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\cic.\ff1[0]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\cic.\ff1[1]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\cic.\ff1[2]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\cic.\ff1[3]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\cic.\ff1[4]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\cic.\ff1[5]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\cic.\ff1[6]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\cic.\ff1[7]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\cic.\ff1[8]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\cic.\ff1[9]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\cic.\ff1[10]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\cic.\ff1[11]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\cic.\ff1[12]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\cic.\ff1[13]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\cic.\ff1[14]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\cic.\ff1[15]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\cic.\ff1[16]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\cic.\ff1[17]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\cic.\ff1[18]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\cic.\ff1[19]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\cic.\ff1[20]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\cic.\ff1[21]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\cic.\ff1[22]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\cic.\ff1[23]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\cic.\ff1[24]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\cic.\ff1[25]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\cic.\ff1[26]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\cic.\ff1[27]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\cic.\ff1[28]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\cic.\ff1[29]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\cic.\ff1[30]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\cic.\ff1[31]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\cic.\ff2[0]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\cic.\ff2[1]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\cic.\ff2[2]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\cic.\ff2[3]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\cic.\ff2[4]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\cic.\ff2[5]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\cic.\ff2[6]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\cic.\ff2[7]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\cic.\ff2[8]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\cic.\ff2[9]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\cic.\ff2[10]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\cic.\ff2[11]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\cic.\ff2[12]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\cic.\ff2[13]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\cic.\ff2[14]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\cic.\ff2[15]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\cic.\ff2[16]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\cic.\ff2[17]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `\cic.\ff2[18]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `\cic.\ff2[19]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `\cic.\ff2[20]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `\cic.\ff2[21]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `\cic.\ff2[22]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\cic.\ff2[23]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\cic.\ff2[24]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\cic.\ff2[25]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\cic.\ff2[26]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\cic.\ff2[27]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\cic.\ff2[28]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\cic.\ff2[29]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\cic.\ff2[30]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\cic.\ff2[31]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `\SR_latch.\q' using process `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `\SR_latch.\qbar' using process `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `\SonarOnChip.\pcm' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `\SonarOnChip.\timer' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `\SonarOnChip.\wbs_done' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `\SonarOnChip.\control' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `\SonarOnChip.\amp' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `\SonarOnChip.\pcm_load' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `\SonarOnChip.\a0' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\SonarOnChip.\a1' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\SonarOnChip.\a2' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `\SonarOnChip.\b1' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `\SonarOnChip.\b2' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `\SonarOnChip.\fb0' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `\SonarOnChip.\fb1' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `\SonarOnChip.\threshold' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `\SonarOnChip.\rdata' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1874' with positive edge clock.

7.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$118'.
Removing empty process `pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$118'.
Found and cleaned up 3 empty switches in `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$114'.
Removing empty process `micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$114'.
Found and cleaned up 3 empty switches in `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$110'.
Removing empty process `micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$110'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$105'.
Found and cleaned up 1 empty switch in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$104'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$104'.
Found and cleaned up 4 empty switches in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$102'.
Found and cleaned up 1 empty switch in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$97'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$97'.
Found and cleaned up 2 empty switches in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$95'.
Found and cleaned up 4 empty switches in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
Found and cleaned up 1 empty switch in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35'.
Found and cleaned up 2 empty switches in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
Found and cleaned up 5 empty switches in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
Found and cleaned up 2 empty switches in `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
Removing empty process `cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
Found and cleaned up 4 empty switches in `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
Removing empty process `SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
Found and cleaned up 2 empty switches in `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
Removing empty process `SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
Found and cleaned up 3 empty switches in `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
Removing empty process `SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
Found and cleaned up 14 empty switches in `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
Removing empty process `SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
Cleaned up 53 empty switches.

7.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pcm_clk.
Optimizing module micclk.
Optimizing module user_proj_example.
<suppressed ~186 debug messages>
Optimizing module Filters.
<suppressed ~59 debug messages>
Optimizing module cic.
<suppressed ~2 debug messages>
Optimizing module SR_latch.
<suppressed ~2 debug messages>
Optimizing module multiplier.
Optimizing module comparator.
Optimizing module Abs.
<suppressed ~1 debug messages>
Optimizing module SonarOnChip.
<suppressed ~2 debug messages>

7.3. Executing FLATTEN pass (flatten design).
Deleting now unused module pcm_clk.
Deleting now unused module micclk.
Deleting now unused module Filters.
Deleting now unused module cic.
Deleting now unused module SR_latch.
Deleting now unused module multiplier.
Deleting now unused module comparator.
Deleting now unused module Abs.
Deleting now unused module SonarOnChip.
<suppressed ~16 debug messages>

7.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 112 unused cells and 3554 unused wires.
<suppressed ~137 debug messages>

7.6. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: multiple conflicting drivers for user_proj_example.\status [31]:
    port Q[31] of cell $procdff$1771 ($dff)
    port Q[31] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [30]:
    port Q[30] of cell $procdff$1771 ($dff)
    port Q[30] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [29]:
    port Q[29] of cell $procdff$1771 ($dff)
    port Q[29] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [28]:
    port Q[28] of cell $procdff$1771 ($dff)
    port Q[28] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [27]:
    port Q[27] of cell $procdff$1771 ($dff)
    port Q[27] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [26]:
    port Q[26] of cell $procdff$1771 ($dff)
    port Q[26] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [25]:
    port Q[25] of cell $procdff$1771 ($dff)
    port Q[25] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [24]:
    port Q[24] of cell $procdff$1771 ($dff)
    port Q[24] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [23]:
    port Q[23] of cell $procdff$1771 ($dff)
    port Q[23] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [22]:
    port Q[22] of cell $procdff$1771 ($dff)
    port Q[22] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [21]:
    port Q[21] of cell $procdff$1771 ($dff)
    port Q[21] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [20]:
    port Q[20] of cell $procdff$1771 ($dff)
    port Q[20] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [19]:
    port Q[19] of cell $procdff$1771 ($dff)
    port Q[19] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [18]:
    port Q[18] of cell $procdff$1771 ($dff)
    port Q[18] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [17]:
    port Q[17] of cell $procdff$1771 ($dff)
    port Q[17] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [16]:
    port Q[16] of cell $procdff$1771 ($dff)
    port Q[16] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [15]:
    port Q[15] of cell $procdff$1771 ($dff)
    port Q[15] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [14]:
    port Q[14] of cell $procdff$1771 ($dff)
    port Q[14] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [13]:
    port Q[13] of cell $procdff$1771 ($dff)
    port Q[13] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [12]:
    port Q[12] of cell $procdff$1771 ($dff)
    port Q[12] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [11]:
    port Q[11] of cell $procdff$1771 ($dff)
    port Q[11] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [10]:
    port Q[10] of cell $procdff$1771 ($dff)
    port Q[10] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [9]:
    port Q[9] of cell $procdff$1771 ($dff)
    port Q[9] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [8]:
    port Q[8] of cell $procdff$1771 ($dff)
    port Q[8] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [7]:
    port Q[7] of cell $procdff$1771 ($dff)
    port Q[7] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [6]:
    port Q[6] of cell $procdff$1771 ($dff)
    port Q[6] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [5]:
    port Q[5] of cell $procdff$1771 ($dff)
    port Q[5] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [4]:
    port Q[4] of cell $procdff$1771 ($dff)
    port Q[4] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [3]:
    port Q[3] of cell $procdff$1771 ($dff)
    port Q[3] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [2]:
    port Q[2] of cell $procdff$1771 ($dff)
    port Q[2] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [1]:
    port Q[1] of cell $procdff$1771 ($dff)
    port Q[1] of cell $procdff$1774 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [0]:
    port Q[0] of cell $procdff$1771 ($dff)
    port Q[0] of cell $procdff$1774 ($dff)
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Found and reported 228 problems.

7.7. Executing OPT pass (performing simple optimizations).

7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~2103 debug messages>
Removed a total of 701 cells.

7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\soc3.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc3.abs.data_in -> { 1'0 \soc3.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc1.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc1.abs.data_in -> { 1'0 \soc1.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc4.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc4.abs.data_in -> { 1'0 \soc4.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc5.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc5.abs.data_in -> { 1'0 \soc5.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc6.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc6.abs.data_in -> { 1'0 \soc6.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc7.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc7.abs.data_in -> { 1'0 \soc7.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc2.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc2.abs.data_in -> { 1'0 \soc2.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc8.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc8.abs.data_in -> { 1'0 \soc8.abs.data_in [14:0] }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~865 debug messages>

7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$369: { $flatten\soc1.\filt.$procmux$351_CMP $flatten\soc1.\filt.$procmux$350_CMP $flatten\soc1.\filt.$procmux$349_CMP $flatten\soc1.\filt.$procmux$347_CMP $flatten\soc1.\filt.$procmux$346_CMP $flatten\soc1.\filt.$procmux$345_CMP $flatten\soc1.\filt.$procmux$344_CMP $flatten\soc1.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1876 $flatten\soc1.\filt.$procmux$347_CMP $flatten\soc1.\filt.$procmux$346_CMP $flatten\soc1.\filt.$procmux$345_CMP $flatten\soc1.\filt.$procmux$344_CMP $flatten\soc1.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc2.\filt.$procmux$336: { $flatten\soc2.\filt.$procmux$351_CMP $flatten\soc2.\filt.$procmux$350_CMP $flatten\soc2.\filt.$procmux$349_CMP $flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc2.\filt.$procmux$347_CMP $flatten\soc2.\filt.$procmux$346_CMP $flatten\soc2.\filt.$procmux$345_CMP $flatten\soc2.\filt.$procmux$344_CMP $flatten\soc2.\filt.$procmux$343_CMP $flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc2.\filt.$procmux$341_CMP $flatten\soc2.\filt.$procmux$340_CMP $flatten\soc2.\filt.$procmux$339_CMP $flatten\soc2.\filt.$procmux$338_CMP $flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc2.\filt.$procmux$369: { $flatten\soc2.\filt.$procmux$351_CMP $flatten\soc2.\filt.$procmux$350_CMP $flatten\soc2.\filt.$procmux$349_CMP $flatten\soc2.\filt.$procmux$347_CMP $flatten\soc2.\filt.$procmux$346_CMP $flatten\soc2.\filt.$procmux$345_CMP $flatten\soc2.\filt.$procmux$344_CMP $flatten\soc2.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc2.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1878 $flatten\soc2.\filt.$procmux$347_CMP $flatten\soc2.\filt.$procmux$346_CMP $flatten\soc2.\filt.$procmux$345_CMP $flatten\soc2.\filt.$procmux$344_CMP $flatten\soc2.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc3.\filt.$procmux$336: { $flatten\soc3.\filt.$procmux$351_CMP $flatten\soc3.\filt.$procmux$350_CMP $flatten\soc3.\filt.$procmux$349_CMP $flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc3.\filt.$procmux$347_CMP $flatten\soc3.\filt.$procmux$346_CMP $flatten\soc3.\filt.$procmux$345_CMP $flatten\soc3.\filt.$procmux$344_CMP $flatten\soc3.\filt.$procmux$343_CMP $flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc3.\filt.$procmux$341_CMP $flatten\soc3.\filt.$procmux$340_CMP $flatten\soc3.\filt.$procmux$339_CMP $flatten\soc3.\filt.$procmux$338_CMP $flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc3.\filt.$procmux$369: { $flatten\soc3.\filt.$procmux$351_CMP $flatten\soc3.\filt.$procmux$350_CMP $flatten\soc3.\filt.$procmux$349_CMP $flatten\soc3.\filt.$procmux$347_CMP $flatten\soc3.\filt.$procmux$346_CMP $flatten\soc3.\filt.$procmux$345_CMP $flatten\soc3.\filt.$procmux$344_CMP $flatten\soc3.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc3.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1880 $flatten\soc3.\filt.$procmux$347_CMP $flatten\soc3.\filt.$procmux$346_CMP $flatten\soc3.\filt.$procmux$345_CMP $flatten\soc3.\filt.$procmux$344_CMP $flatten\soc3.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc4.\filt.$procmux$336: { $flatten\soc4.\filt.$procmux$351_CMP $flatten\soc4.\filt.$procmux$350_CMP $flatten\soc4.\filt.$procmux$349_CMP $flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc4.\filt.$procmux$347_CMP $flatten\soc4.\filt.$procmux$346_CMP $flatten\soc4.\filt.$procmux$345_CMP $flatten\soc4.\filt.$procmux$344_CMP $flatten\soc4.\filt.$procmux$343_CMP $flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc4.\filt.$procmux$341_CMP $flatten\soc4.\filt.$procmux$340_CMP $flatten\soc4.\filt.$procmux$339_CMP $flatten\soc4.\filt.$procmux$338_CMP $flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc4.\filt.$procmux$369: { $flatten\soc4.\filt.$procmux$351_CMP $flatten\soc4.\filt.$procmux$350_CMP $flatten\soc4.\filt.$procmux$349_CMP $flatten\soc4.\filt.$procmux$347_CMP $flatten\soc4.\filt.$procmux$346_CMP $flatten\soc4.\filt.$procmux$345_CMP $flatten\soc4.\filt.$procmux$344_CMP $flatten\soc4.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc4.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1882 $flatten\soc4.\filt.$procmux$347_CMP $flatten\soc4.\filt.$procmux$346_CMP $flatten\soc4.\filt.$procmux$345_CMP $flatten\soc4.\filt.$procmux$344_CMP $flatten\soc4.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc5.\filt.$procmux$336: { $flatten\soc5.\filt.$procmux$351_CMP $flatten\soc5.\filt.$procmux$350_CMP $flatten\soc5.\filt.$procmux$349_CMP $flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc5.\filt.$procmux$347_CMP $flatten\soc5.\filt.$procmux$346_CMP $flatten\soc5.\filt.$procmux$345_CMP $flatten\soc5.\filt.$procmux$344_CMP $flatten\soc5.\filt.$procmux$343_CMP $flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc5.\filt.$procmux$341_CMP $flatten\soc5.\filt.$procmux$340_CMP $flatten\soc5.\filt.$procmux$339_CMP $flatten\soc5.\filt.$procmux$338_CMP $flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc5.\filt.$procmux$369: { $flatten\soc5.\filt.$procmux$351_CMP $flatten\soc5.\filt.$procmux$350_CMP $flatten\soc5.\filt.$procmux$349_CMP $flatten\soc5.\filt.$procmux$347_CMP $flatten\soc5.\filt.$procmux$346_CMP $flatten\soc5.\filt.$procmux$345_CMP $flatten\soc5.\filt.$procmux$344_CMP $flatten\soc5.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc5.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1884 $flatten\soc5.\filt.$procmux$347_CMP $flatten\soc5.\filt.$procmux$346_CMP $flatten\soc5.\filt.$procmux$345_CMP $flatten\soc5.\filt.$procmux$344_CMP $flatten\soc5.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc6.\filt.$procmux$336: { $flatten\soc6.\filt.$procmux$351_CMP $flatten\soc6.\filt.$procmux$350_CMP $flatten\soc6.\filt.$procmux$349_CMP $flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc6.\filt.$procmux$347_CMP $flatten\soc6.\filt.$procmux$346_CMP $flatten\soc6.\filt.$procmux$345_CMP $flatten\soc6.\filt.$procmux$344_CMP $flatten\soc6.\filt.$procmux$343_CMP $flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc6.\filt.$procmux$341_CMP $flatten\soc6.\filt.$procmux$340_CMP $flatten\soc6.\filt.$procmux$339_CMP $flatten\soc6.\filt.$procmux$338_CMP $flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc6.\filt.$procmux$369: { $flatten\soc6.\filt.$procmux$351_CMP $flatten\soc6.\filt.$procmux$350_CMP $flatten\soc6.\filt.$procmux$349_CMP $flatten\soc6.\filt.$procmux$347_CMP $flatten\soc6.\filt.$procmux$346_CMP $flatten\soc6.\filt.$procmux$345_CMP $flatten\soc6.\filt.$procmux$344_CMP $flatten\soc6.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc6.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1886 $flatten\soc6.\filt.$procmux$347_CMP $flatten\soc6.\filt.$procmux$346_CMP $flatten\soc6.\filt.$procmux$345_CMP $flatten\soc6.\filt.$procmux$344_CMP $flatten\soc6.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc7.\filt.$procmux$336: { $flatten\soc7.\filt.$procmux$351_CMP $flatten\soc7.\filt.$procmux$350_CMP $flatten\soc7.\filt.$procmux$349_CMP $flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc7.\filt.$procmux$347_CMP $flatten\soc7.\filt.$procmux$346_CMP $flatten\soc7.\filt.$procmux$345_CMP $flatten\soc7.\filt.$procmux$344_CMP $flatten\soc7.\filt.$procmux$343_CMP $flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc7.\filt.$procmux$341_CMP $flatten\soc7.\filt.$procmux$340_CMP $flatten\soc7.\filt.$procmux$339_CMP $flatten\soc7.\filt.$procmux$338_CMP $flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc7.\filt.$procmux$369: { $flatten\soc7.\filt.$procmux$351_CMP $flatten\soc7.\filt.$procmux$350_CMP $flatten\soc7.\filt.$procmux$349_CMP $flatten\soc7.\filt.$procmux$347_CMP $flatten\soc7.\filt.$procmux$346_CMP $flatten\soc7.\filt.$procmux$345_CMP $flatten\soc7.\filt.$procmux$344_CMP $flatten\soc7.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc7.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1888 $flatten\soc7.\filt.$procmux$347_CMP $flatten\soc7.\filt.$procmux$346_CMP $flatten\soc7.\filt.$procmux$345_CMP $flatten\soc7.\filt.$procmux$344_CMP $flatten\soc7.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc8.\filt.$procmux$336: { $flatten\soc8.\filt.$procmux$351_CMP $flatten\soc8.\filt.$procmux$350_CMP $flatten\soc8.\filt.$procmux$349_CMP $flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc8.\filt.$procmux$347_CMP $flatten\soc8.\filt.$procmux$346_CMP $flatten\soc8.\filt.$procmux$345_CMP $flatten\soc8.\filt.$procmux$344_CMP $flatten\soc8.\filt.$procmux$343_CMP $flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc8.\filt.$procmux$341_CMP $flatten\soc8.\filt.$procmux$340_CMP $flatten\soc8.\filt.$procmux$339_CMP $flatten\soc8.\filt.$procmux$338_CMP $flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc8.\filt.$procmux$369: { $flatten\soc8.\filt.$procmux$351_CMP $flatten\soc8.\filt.$procmux$350_CMP $flatten\soc8.\filt.$procmux$349_CMP $flatten\soc8.\filt.$procmux$347_CMP $flatten\soc8.\filt.$procmux$346_CMP $flatten\soc8.\filt.$procmux$345_CMP $flatten\soc8.\filt.$procmux$344_CMP $flatten\soc8.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc8.\filt.$procmux$386: { $auto$opt_reduce.cc:134:opt_mux$1890 $flatten\soc8.\filt.$procmux$347_CMP $flatten\soc8.\filt.$procmux$346_CMP $flatten\soc8.\filt.$procmux$345_CMP $flatten\soc8.\filt.$procmux$344_CMP $flatten\soc8.\filt.$procmux$343_CMP }
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$336: { $flatten\soc1.\filt.$procmux$351_CMP $flatten\soc1.\filt.$procmux$350_CMP $flatten\soc1.\filt.$procmux$349_CMP $flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc1.\filt.$procmux$347_CMP $flatten\soc1.\filt.$procmux$346_CMP $flatten\soc1.\filt.$procmux$345_CMP $flatten\soc1.\filt.$procmux$344_CMP $flatten\soc1.\filt.$procmux$343_CMP $flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc1.\filt.$procmux$341_CMP $flatten\soc1.\filt.$procmux$340_CMP $flatten\soc1.\filt.$procmux$339_CMP $flatten\soc1.\filt.$procmux$338_CMP $flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $procmux$308: $auto$opt_reduce.cc:134:opt_mux$1892
  Optimizing cells in module \user_proj_example.
Performed a total of 25 changes.

7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 701 unused wires.
<suppressed ~1 debug messages>

7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~865 debug messages>

7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.16. Finished OPT passes. (There is nothing left to do.)

7.8. Executing FSM pass (extract and optimize FSM).

7.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking user_proj_example.soc1.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc2.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc3.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc4.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc5.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc6.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc7.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc8.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.

7.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.9. Executing OPT pass (performing simple optimizations).

7.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~865 debug messages>

7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1775 ($dff) from module user_proj_example (D = $procmux$167_Y, Q = \prescaler [9:0], rval = 10'0000110001).
Adding EN signal on $procdff$1775 ($dff) from module user_proj_example (D = 22'0000000000000000000000, Q = \prescaler [31:10]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$1895 ($dffe) from module user_proj_example.
Adding EN signal on $auto$ff.cc:262:slice$1893 ($sdff) from module user_proj_example (D = \wbs_dat_i [9:0], Q = \prescaler [9:0]).
Adding EN signal on $procdff$1774 ($dff) from module user_proj_example (D = 0, Q = \status).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1899 ($dffe) from module user_proj_example.
Adding SRST signal on $procdff$1773 ($dff) from module user_proj_example (D = $procmux$183_Y, Q = \rdata, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1900 ($sdff) from module user_proj_example (D = $procmux$180_Y, Q = \rdata).
Adding SRST signal on $procdff$1772 ($dff) from module user_proj_example (D = $procmux$172_Y, Q = \wbs_done, rval = 1'0).
Adding SRST signal on $procdff$1771 ($dff) from module user_proj_example (D = { \soc8.sr.q \soc7.sr.q \soc6.sr.q \soc5.sr.q \soc4.sr.q \soc3.sr.q \soc2.sr.q \soc1.sr.q }, Q = \status [7:0], rval = 8'00000000).
Adding SRST signal on $flatten\soc8.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$907_Y, Q = \soc8.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1909 ($sdff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$907_Y, Q = \soc8.sr.qbar).
Adding SRST signal on $flatten\soc8.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$917_Y, Q = \soc8.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1913 ($sdff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$917_Y, Q = \soc8.sr.q).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$411_Y, Q = \soc8.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1917 ($sdff) from module user_proj_example (D = \soc8.filt.result, Q = \soc8.filt.Yt_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$417_Y, Q = \soc8.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1927 ($sdff) from module user_proj_example (D = \soc8.filt.X2_maf, Q = \soc8.filt.X3_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$423_Y, Q = \soc8.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1929 ($sdff) from module user_proj_example (D = \soc8.filt.X1_maf, Q = \soc8.filt.X2_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$429_Y, Q = \soc8.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1931 ($sdff) from module user_proj_example (D = \soc8.filt.X_maf, Q = \soc8.filt.X1_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$435_Y, Q = \soc8.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1933 ($sdff) from module user_proj_example (D = \soc8.filt.Y1_iir, Q = \soc8.filt.Y2_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$441_Y, Q = \soc8.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1935 ($sdff) from module user_proj_example (D = \soc8.filt.Yt_iir, Q = \soc8.filt.Y1_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$453_Y, Q = \soc8.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1937 ($sdff) from module user_proj_example (D = \soc8.filt.result, Q = \soc8.filt.Yt_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$459_Y, Q = \soc8.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1945 ($sdff) from module user_proj_example (D = \soc8.filt.X1_iir, Q = \soc8.filt.X2_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$465_Y, Q = \soc8.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1947 ($sdff) from module user_proj_example (D = \soc8.pcm, Q = \soc8.filt.X1_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$474_Y, Q = \soc8.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1949 ($sdff) from module user_proj_example (D = \soc8.filt.result, Q = \soc8.filt.Yt_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$480_Y, Q = \soc8.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1955 ($sdff) from module user_proj_example (D = \soc8.filt.X2_fir, Q = \soc8.filt.X3_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$486_Y, Q = \soc8.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1957 ($sdff) from module user_proj_example (D = \soc8.filt.X1_fir, Q = \soc8.filt.X2_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$492_Y, Q = \soc8.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1959 ($sdff) from module user_proj_example (D = { \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out }, Q = \soc8.filt.X1_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc8.filt.next_phase, Q = \soc8.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc8.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$507_Y, Q = \soc8.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1967 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[30], Q = \soc8.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$513_Y, Q = \soc8.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1969 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[29], Q = \soc8.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$519_Y, Q = \soc8.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1971 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[28], Q = \soc8.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$525_Y, Q = \soc8.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1973 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[27], Q = \soc8.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$531_Y, Q = \soc8.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1975 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[26], Q = \soc8.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$537_Y, Q = \soc8.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1977 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[25], Q = \soc8.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$543_Y, Q = \soc8.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1979 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[24], Q = \soc8.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$549_Y, Q = \soc8.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1981 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[23], Q = \soc8.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$555_Y, Q = \soc8.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1983 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[22], Q = \soc8.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$561_Y, Q = \soc8.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1985 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[21], Q = \soc8.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$567_Y, Q = \soc8.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1987 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[20], Q = \soc8.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$573_Y, Q = \soc8.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1989 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[19], Q = \soc8.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$579_Y, Q = \soc8.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1991 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[18], Q = \soc8.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$585_Y, Q = \soc8.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1993 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[17], Q = \soc8.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$591_Y, Q = \soc8.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1995 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[16], Q = \soc8.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$597_Y, Q = \soc8.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1997 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[15], Q = \soc8.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$603_Y, Q = \soc8.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1999 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[14], Q = \soc8.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$609_Y, Q = \soc8.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2001 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[13], Q = \soc8.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$615_Y, Q = \soc8.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2003 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[12], Q = \soc8.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$621_Y, Q = \soc8.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2005 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[11], Q = \soc8.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$627_Y, Q = \soc8.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2007 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[10], Q = \soc8.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$633_Y, Q = \soc8.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2009 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[9], Q = \soc8.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$639_Y, Q = \soc8.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2011 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[8], Q = \soc8.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$645_Y, Q = \soc8.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2013 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[7], Q = \soc8.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$651_Y, Q = \soc8.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2015 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[6], Q = \soc8.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$657_Y, Q = \soc8.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2017 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[5], Q = \soc8.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$663_Y, Q = \soc8.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2019 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[4], Q = \soc8.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$669_Y, Q = \soc8.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2021 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[3], Q = \soc8.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$675_Y, Q = \soc8.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2023 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[2], Q = \soc8.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$681_Y, Q = \soc8.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2025 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[1], Q = \soc8.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$687_Y, Q = \soc8.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2027 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[0], Q = \soc8.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$693_Y, Q = \soc8.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2029 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1out, Q = \soc8.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$699_Y, Q = \soc8.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2031 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[30], Q = \soc8.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$705_Y, Q = \soc8.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2033 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[29], Q = \soc8.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$711_Y, Q = \soc8.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2035 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[28], Q = \soc8.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$717_Y, Q = \soc8.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2037 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[27], Q = \soc8.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$723_Y, Q = \soc8.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2039 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[26], Q = \soc8.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$729_Y, Q = \soc8.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2041 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[25], Q = \soc8.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$735_Y, Q = \soc8.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2043 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[24], Q = \soc8.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$741_Y, Q = \soc8.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2045 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[23], Q = \soc8.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$747_Y, Q = \soc8.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2047 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[22], Q = \soc8.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$753_Y, Q = \soc8.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2049 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[21], Q = \soc8.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$759_Y, Q = \soc8.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2051 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[20], Q = \soc8.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$765_Y, Q = \soc8.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2053 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[19], Q = \soc8.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$771_Y, Q = \soc8.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2055 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[18], Q = \soc8.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$777_Y, Q = \soc8.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2057 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[17], Q = \soc8.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$783_Y, Q = \soc8.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2059 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[16], Q = \soc8.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$789_Y, Q = \soc8.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2061 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[15], Q = \soc8.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$795_Y, Q = \soc8.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2063 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[14], Q = \soc8.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$801_Y, Q = \soc8.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2065 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[13], Q = \soc8.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$807_Y, Q = \soc8.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2067 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[12], Q = \soc8.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$813_Y, Q = \soc8.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2069 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[11], Q = \soc8.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$819_Y, Q = \soc8.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2071 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[10], Q = \soc8.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$825_Y, Q = \soc8.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2073 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[9], Q = \soc8.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$831_Y, Q = \soc8.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2075 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[8], Q = \soc8.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$837_Y, Q = \soc8.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2077 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[7], Q = \soc8.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$843_Y, Q = \soc8.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2079 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[6], Q = \soc8.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$849_Y, Q = \soc8.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2081 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[5], Q = \soc8.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$855_Y, Q = \soc8.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2083 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[4], Q = \soc8.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$861_Y, Q = \soc8.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2085 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[3], Q = \soc8.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$867_Y, Q = \soc8.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2087 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[2], Q = \soc8.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$873_Y, Q = \soc8.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2089 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[1], Q = \soc8.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$879_Y, Q = \soc8.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2091 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[0], Q = \soc8.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$885_Y, Q = \soc8.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2093 ($sdff) from module user_proj_example (D = \soc8.cicmodule.data_1_in, Q = \soc8.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$891_Y, Q = \soc8.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2095 ($sdff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc8.cicmodule.ff2out).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$897_Y, Q = \soc8.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2097 ($sdff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc8.cicmodule.ff1out).
Adding SRST signal on $flatten\soc8.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$955_Y, Q = \soc8.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2099 ($sdff) from module user_proj_example (D = $flatten\soc8.$procmux$941_Y, Q = \soc8.rdata).
Adding SRST signal on $flatten\soc8.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$965_Y, Q = \soc8.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$2101 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.threshold).
Adding SRST signal on $flatten\soc8.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$980_Y, Q = \soc8.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2105 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.fb1).
Adding SRST signal on $flatten\soc8.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$996_Y, Q = \soc8.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2109 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.fb0).
Adding SRST signal on $flatten\soc8.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1013_Y, Q = \soc8.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2113 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.b2).
Adding SRST signal on $flatten\soc8.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1031_Y, Q = \soc8.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2117 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.b1).
Adding SRST signal on $flatten\soc8.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1050_Y, Q = \soc8.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2121 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.a2).
Adding SRST signal on $flatten\soc8.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1070_Y, Q = \soc8.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2125 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.a1).
Adding SRST signal on $flatten\soc8.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1091_Y, Q = \soc8.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2129 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.a0).
Adding SRST signal on $flatten\soc8.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1103_Y, Q = \soc8.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2133 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.pcm_load).
Adding SRST signal on $flatten\soc8.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1114_Y, Q = \soc8.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2137 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc8.amp).
Adding SRST signal on $flatten\soc8.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1136_Y, Q = \soc8.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$2141 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc8.control).
Adding SRST signal on $flatten\soc8.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$935_Y, Q = \soc8.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc8.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$927_Y, Q = \soc8.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2146 ($sdff) from module user_proj_example (D = $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc8.timer).
Adding SRST signal on $flatten\soc8.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$922_Y, Q = \soc8.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2150 ($sdff) from module user_proj_example (D = \soc8.pcm_reg_i, Q = \soc8.pcm).
Adding SRST signal on $flatten\soc7.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$907_Y, Q = \soc7.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2152 ($sdff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$907_Y, Q = \soc7.sr.qbar).
Adding SRST signal on $flatten\soc7.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$917_Y, Q = \soc7.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2156 ($sdff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$917_Y, Q = \soc7.sr.q).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$411_Y, Q = \soc7.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2160 ($sdff) from module user_proj_example (D = \soc7.filt.result, Q = \soc7.filt.Yt_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$417_Y, Q = \soc7.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2170 ($sdff) from module user_proj_example (D = \soc7.filt.X2_maf, Q = \soc7.filt.X3_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$423_Y, Q = \soc7.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2172 ($sdff) from module user_proj_example (D = \soc7.filt.X1_maf, Q = \soc7.filt.X2_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$429_Y, Q = \soc7.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2174 ($sdff) from module user_proj_example (D = \soc7.filt.X_maf, Q = \soc7.filt.X1_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$435_Y, Q = \soc7.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2176 ($sdff) from module user_proj_example (D = \soc7.filt.Y1_iir, Q = \soc7.filt.Y2_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$441_Y, Q = \soc7.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2178 ($sdff) from module user_proj_example (D = \soc7.filt.Yt_iir, Q = \soc7.filt.Y1_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$453_Y, Q = \soc7.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2180 ($sdff) from module user_proj_example (D = \soc7.filt.result, Q = \soc7.filt.Yt_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$459_Y, Q = \soc7.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2188 ($sdff) from module user_proj_example (D = \soc7.filt.X1_iir, Q = \soc7.filt.X2_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$465_Y, Q = \soc7.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2190 ($sdff) from module user_proj_example (D = \soc7.pcm, Q = \soc7.filt.X1_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$474_Y, Q = \soc7.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2192 ($sdff) from module user_proj_example (D = \soc7.filt.result, Q = \soc7.filt.Yt_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$480_Y, Q = \soc7.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2198 ($sdff) from module user_proj_example (D = \soc7.filt.X2_fir, Q = \soc7.filt.X3_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$486_Y, Q = \soc7.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2200 ($sdff) from module user_proj_example (D = \soc7.filt.X1_fir, Q = \soc7.filt.X2_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$492_Y, Q = \soc7.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2202 ($sdff) from module user_proj_example (D = { \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out }, Q = \soc7.filt.X1_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc7.filt.next_phase, Q = \soc7.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc7.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$507_Y, Q = \soc7.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2210 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[30], Q = \soc7.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$513_Y, Q = \soc7.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2212 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[29], Q = \soc7.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$519_Y, Q = \soc7.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2214 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[28], Q = \soc7.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$525_Y, Q = \soc7.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2216 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[27], Q = \soc7.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$531_Y, Q = \soc7.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2218 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[26], Q = \soc7.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$537_Y, Q = \soc7.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2220 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[25], Q = \soc7.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$543_Y, Q = \soc7.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2222 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[24], Q = \soc7.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$549_Y, Q = \soc7.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2224 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[23], Q = \soc7.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$555_Y, Q = \soc7.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2226 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[22], Q = \soc7.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$561_Y, Q = \soc7.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2228 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[21], Q = \soc7.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$567_Y, Q = \soc7.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2230 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[20], Q = \soc7.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$573_Y, Q = \soc7.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2232 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[19], Q = \soc7.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$579_Y, Q = \soc7.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2234 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[18], Q = \soc7.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$585_Y, Q = \soc7.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2236 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[17], Q = \soc7.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$591_Y, Q = \soc7.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2238 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[16], Q = \soc7.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$597_Y, Q = \soc7.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2240 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[15], Q = \soc7.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$603_Y, Q = \soc7.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2242 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[14], Q = \soc7.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$609_Y, Q = \soc7.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2244 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[13], Q = \soc7.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$615_Y, Q = \soc7.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2246 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[12], Q = \soc7.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$621_Y, Q = \soc7.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2248 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[11], Q = \soc7.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$627_Y, Q = \soc7.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2250 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[10], Q = \soc7.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$633_Y, Q = \soc7.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2252 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[9], Q = \soc7.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$639_Y, Q = \soc7.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2254 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[8], Q = \soc7.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$645_Y, Q = \soc7.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2256 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[7], Q = \soc7.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$651_Y, Q = \soc7.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2258 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[6], Q = \soc7.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$657_Y, Q = \soc7.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2260 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[5], Q = \soc7.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$663_Y, Q = \soc7.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2262 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[4], Q = \soc7.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$669_Y, Q = \soc7.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2264 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[3], Q = \soc7.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$675_Y, Q = \soc7.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2266 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[2], Q = \soc7.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$681_Y, Q = \soc7.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2268 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[1], Q = \soc7.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$687_Y, Q = \soc7.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2270 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[0], Q = \soc7.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$693_Y, Q = \soc7.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2272 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1out, Q = \soc7.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$699_Y, Q = \soc7.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2274 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[30], Q = \soc7.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$705_Y, Q = \soc7.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2276 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[29], Q = \soc7.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$711_Y, Q = \soc7.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2278 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[28], Q = \soc7.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$717_Y, Q = \soc7.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2280 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[27], Q = \soc7.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$723_Y, Q = \soc7.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2282 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[26], Q = \soc7.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$729_Y, Q = \soc7.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2284 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[25], Q = \soc7.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$735_Y, Q = \soc7.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2286 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[24], Q = \soc7.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$741_Y, Q = \soc7.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2288 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[23], Q = \soc7.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$747_Y, Q = \soc7.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2290 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[22], Q = \soc7.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$753_Y, Q = \soc7.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2292 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[21], Q = \soc7.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$759_Y, Q = \soc7.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2294 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[20], Q = \soc7.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$765_Y, Q = \soc7.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2296 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[19], Q = \soc7.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$771_Y, Q = \soc7.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2298 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[18], Q = \soc7.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$777_Y, Q = \soc7.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2300 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[17], Q = \soc7.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$783_Y, Q = \soc7.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2302 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[16], Q = \soc7.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$789_Y, Q = \soc7.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2304 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[15], Q = \soc7.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$795_Y, Q = \soc7.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2306 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[14], Q = \soc7.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$801_Y, Q = \soc7.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2308 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[13], Q = \soc7.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$807_Y, Q = \soc7.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2310 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[12], Q = \soc7.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$813_Y, Q = \soc7.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2312 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[11], Q = \soc7.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$819_Y, Q = \soc7.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2314 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[10], Q = \soc7.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$825_Y, Q = \soc7.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2316 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[9], Q = \soc7.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$831_Y, Q = \soc7.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2318 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[8], Q = \soc7.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$837_Y, Q = \soc7.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2320 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[7], Q = \soc7.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$843_Y, Q = \soc7.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2322 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[6], Q = \soc7.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$849_Y, Q = \soc7.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2324 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[5], Q = \soc7.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$855_Y, Q = \soc7.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2326 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[4], Q = \soc7.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$861_Y, Q = \soc7.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2328 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[3], Q = \soc7.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$867_Y, Q = \soc7.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2330 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[2], Q = \soc7.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$873_Y, Q = \soc7.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2332 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[1], Q = \soc7.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$879_Y, Q = \soc7.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2334 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[0], Q = \soc7.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$885_Y, Q = \soc7.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2336 ($sdff) from module user_proj_example (D = \soc7.cicmodule.data_1_in, Q = \soc7.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$891_Y, Q = \soc7.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2338 ($sdff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc7.cicmodule.ff2out).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$897_Y, Q = \soc7.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2340 ($sdff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc7.cicmodule.ff1out).
Adding SRST signal on $flatten\soc7.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$955_Y, Q = \soc7.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2342 ($sdff) from module user_proj_example (D = $flatten\soc7.$procmux$941_Y, Q = \soc7.rdata).
Adding SRST signal on $flatten\soc7.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$965_Y, Q = \soc7.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$2344 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.threshold).
Adding SRST signal on $flatten\soc7.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$980_Y, Q = \soc7.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2348 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.fb1).
Adding SRST signal on $flatten\soc7.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$996_Y, Q = \soc7.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2352 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.fb0).
Adding SRST signal on $flatten\soc7.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1013_Y, Q = \soc7.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2356 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.b2).
Adding SRST signal on $flatten\soc7.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1031_Y, Q = \soc7.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2360 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.b1).
Adding SRST signal on $flatten\soc7.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1050_Y, Q = \soc7.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2364 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.a2).
Adding SRST signal on $flatten\soc7.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1070_Y, Q = \soc7.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2368 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.a1).
Adding SRST signal on $flatten\soc7.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1091_Y, Q = \soc7.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2372 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.a0).
Adding SRST signal on $flatten\soc7.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1103_Y, Q = \soc7.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2376 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.pcm_load).
Adding SRST signal on $flatten\soc7.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1114_Y, Q = \soc7.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2380 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc7.amp).
Adding SRST signal on $flatten\soc7.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1136_Y, Q = \soc7.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$2384 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc7.control).
Adding SRST signal on $flatten\soc7.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$935_Y, Q = \soc7.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc7.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$927_Y, Q = \soc7.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2389 ($sdff) from module user_proj_example (D = $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc7.timer).
Adding SRST signal on $flatten\soc7.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$922_Y, Q = \soc7.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2393 ($sdff) from module user_proj_example (D = \soc7.pcm_reg_i, Q = \soc7.pcm).
Adding SRST signal on $flatten\soc6.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$907_Y, Q = \soc6.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2395 ($sdff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$907_Y, Q = \soc6.sr.qbar).
Adding SRST signal on $flatten\soc6.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$917_Y, Q = \soc6.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2399 ($sdff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$917_Y, Q = \soc6.sr.q).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$411_Y, Q = \soc6.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2403 ($sdff) from module user_proj_example (D = \soc6.filt.result, Q = \soc6.filt.Yt_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$417_Y, Q = \soc6.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2413 ($sdff) from module user_proj_example (D = \soc6.filt.X2_maf, Q = \soc6.filt.X3_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$423_Y, Q = \soc6.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2415 ($sdff) from module user_proj_example (D = \soc6.filt.X1_maf, Q = \soc6.filt.X2_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$429_Y, Q = \soc6.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2417 ($sdff) from module user_proj_example (D = \soc6.filt.X_maf, Q = \soc6.filt.X1_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$435_Y, Q = \soc6.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2419 ($sdff) from module user_proj_example (D = \soc6.filt.Y1_iir, Q = \soc6.filt.Y2_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$441_Y, Q = \soc6.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2421 ($sdff) from module user_proj_example (D = \soc6.filt.Yt_iir, Q = \soc6.filt.Y1_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$453_Y, Q = \soc6.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2423 ($sdff) from module user_proj_example (D = \soc6.filt.result, Q = \soc6.filt.Yt_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$459_Y, Q = \soc6.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2431 ($sdff) from module user_proj_example (D = \soc6.filt.X1_iir, Q = \soc6.filt.X2_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$465_Y, Q = \soc6.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2433 ($sdff) from module user_proj_example (D = \soc6.pcm, Q = \soc6.filt.X1_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$474_Y, Q = \soc6.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2435 ($sdff) from module user_proj_example (D = \soc6.filt.result, Q = \soc6.filt.Yt_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$480_Y, Q = \soc6.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2441 ($sdff) from module user_proj_example (D = \soc6.filt.X2_fir, Q = \soc6.filt.X3_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$486_Y, Q = \soc6.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2443 ($sdff) from module user_proj_example (D = \soc6.filt.X1_fir, Q = \soc6.filt.X2_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$492_Y, Q = \soc6.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2445 ($sdff) from module user_proj_example (D = { \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out }, Q = \soc6.filt.X1_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc6.filt.next_phase, Q = \soc6.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc6.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$507_Y, Q = \soc6.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2453 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[30], Q = \soc6.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$513_Y, Q = \soc6.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2455 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[29], Q = \soc6.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$519_Y, Q = \soc6.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2457 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[28], Q = \soc6.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$525_Y, Q = \soc6.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2459 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[27], Q = \soc6.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$531_Y, Q = \soc6.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2461 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[26], Q = \soc6.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$537_Y, Q = \soc6.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2463 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[25], Q = \soc6.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$543_Y, Q = \soc6.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2465 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[24], Q = \soc6.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$549_Y, Q = \soc6.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2467 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[23], Q = \soc6.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$555_Y, Q = \soc6.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2469 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[22], Q = \soc6.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$561_Y, Q = \soc6.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2471 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[21], Q = \soc6.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$567_Y, Q = \soc6.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2473 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[20], Q = \soc6.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$573_Y, Q = \soc6.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2475 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[19], Q = \soc6.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$579_Y, Q = \soc6.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2477 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[18], Q = \soc6.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$585_Y, Q = \soc6.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2479 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[17], Q = \soc6.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$591_Y, Q = \soc6.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2481 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[16], Q = \soc6.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$597_Y, Q = \soc6.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2483 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[15], Q = \soc6.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$603_Y, Q = \soc6.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2485 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[14], Q = \soc6.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$609_Y, Q = \soc6.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2487 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[13], Q = \soc6.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$615_Y, Q = \soc6.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2489 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[12], Q = \soc6.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$621_Y, Q = \soc6.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2491 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[11], Q = \soc6.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$627_Y, Q = \soc6.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2493 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[10], Q = \soc6.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$633_Y, Q = \soc6.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2495 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[9], Q = \soc6.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$639_Y, Q = \soc6.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2497 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[8], Q = \soc6.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$645_Y, Q = \soc6.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2499 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[7], Q = \soc6.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$651_Y, Q = \soc6.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2501 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[6], Q = \soc6.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$657_Y, Q = \soc6.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2503 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[5], Q = \soc6.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$663_Y, Q = \soc6.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2505 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[4], Q = \soc6.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$669_Y, Q = \soc6.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2507 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[3], Q = \soc6.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$675_Y, Q = \soc6.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2509 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[2], Q = \soc6.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$681_Y, Q = \soc6.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2511 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[1], Q = \soc6.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$687_Y, Q = \soc6.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2513 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[0], Q = \soc6.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$693_Y, Q = \soc6.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2515 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1out, Q = \soc6.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$699_Y, Q = \soc6.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2517 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[30], Q = \soc6.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$705_Y, Q = \soc6.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2519 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[29], Q = \soc6.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$711_Y, Q = \soc6.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2521 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[28], Q = \soc6.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$717_Y, Q = \soc6.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2523 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[27], Q = \soc6.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$723_Y, Q = \soc6.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2525 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[26], Q = \soc6.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$729_Y, Q = \soc6.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2527 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[25], Q = \soc6.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$735_Y, Q = \soc6.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2529 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[24], Q = \soc6.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$741_Y, Q = \soc6.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2531 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[23], Q = \soc6.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$747_Y, Q = \soc6.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2533 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[22], Q = \soc6.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$753_Y, Q = \soc6.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2535 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[21], Q = \soc6.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$759_Y, Q = \soc6.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2537 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[20], Q = \soc6.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$765_Y, Q = \soc6.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2539 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[19], Q = \soc6.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$771_Y, Q = \soc6.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2541 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[18], Q = \soc6.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$777_Y, Q = \soc6.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2543 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[17], Q = \soc6.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$783_Y, Q = \soc6.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2545 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[16], Q = \soc6.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$789_Y, Q = \soc6.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2547 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[15], Q = \soc6.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$795_Y, Q = \soc6.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2549 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[14], Q = \soc6.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$801_Y, Q = \soc6.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2551 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[13], Q = \soc6.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$807_Y, Q = \soc6.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2553 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[12], Q = \soc6.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$813_Y, Q = \soc6.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2555 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[11], Q = \soc6.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$819_Y, Q = \soc6.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2557 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[10], Q = \soc6.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$825_Y, Q = \soc6.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2559 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[9], Q = \soc6.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$831_Y, Q = \soc6.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2561 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[8], Q = \soc6.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$837_Y, Q = \soc6.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2563 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[7], Q = \soc6.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$843_Y, Q = \soc6.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2565 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[6], Q = \soc6.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$849_Y, Q = \soc6.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2567 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[5], Q = \soc6.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$855_Y, Q = \soc6.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2569 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[4], Q = \soc6.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$861_Y, Q = \soc6.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2571 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[3], Q = \soc6.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$867_Y, Q = \soc6.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2573 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[2], Q = \soc6.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$873_Y, Q = \soc6.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2575 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[1], Q = \soc6.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$879_Y, Q = \soc6.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2577 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[0], Q = \soc6.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$885_Y, Q = \soc6.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2579 ($sdff) from module user_proj_example (D = \soc6.cicmodule.data_1_in, Q = \soc6.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$891_Y, Q = \soc6.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2581 ($sdff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc6.cicmodule.ff2out).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$897_Y, Q = \soc6.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2583 ($sdff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc6.cicmodule.ff1out).
Adding SRST signal on $flatten\soc6.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$955_Y, Q = \soc6.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2585 ($sdff) from module user_proj_example (D = $flatten\soc6.$procmux$941_Y, Q = \soc6.rdata).
Adding SRST signal on $flatten\soc6.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$965_Y, Q = \soc6.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$2587 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.threshold).
Adding SRST signal on $flatten\soc6.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$980_Y, Q = \soc6.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2591 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.fb1).
Adding SRST signal on $flatten\soc6.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$996_Y, Q = \soc6.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2595 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.fb0).
Adding SRST signal on $flatten\soc6.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1013_Y, Q = \soc6.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2599 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.b2).
Adding SRST signal on $flatten\soc6.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1031_Y, Q = \soc6.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2603 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.b1).
Adding SRST signal on $flatten\soc6.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1050_Y, Q = \soc6.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2607 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.a2).
Adding SRST signal on $flatten\soc6.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1070_Y, Q = \soc6.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2611 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.a1).
Adding SRST signal on $flatten\soc6.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1091_Y, Q = \soc6.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2615 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.a0).
Adding SRST signal on $flatten\soc6.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1103_Y, Q = \soc6.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2619 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.pcm_load).
Adding SRST signal on $flatten\soc6.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1114_Y, Q = \soc6.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2623 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc6.amp).
Adding SRST signal on $flatten\soc6.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1136_Y, Q = \soc6.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$2627 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc6.control).
Adding SRST signal on $flatten\soc6.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$935_Y, Q = \soc6.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc6.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$927_Y, Q = \soc6.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2632 ($sdff) from module user_proj_example (D = $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc6.timer).
Adding SRST signal on $flatten\soc6.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$922_Y, Q = \soc6.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2636 ($sdff) from module user_proj_example (D = \soc6.pcm_reg_i, Q = \soc6.pcm).
Adding SRST signal on $flatten\soc5.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$907_Y, Q = \soc5.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2638 ($sdff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$907_Y, Q = \soc5.sr.qbar).
Adding SRST signal on $flatten\soc5.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$917_Y, Q = \soc5.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2642 ($sdff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$917_Y, Q = \soc5.sr.q).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$411_Y, Q = \soc5.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2646 ($sdff) from module user_proj_example (D = \soc5.filt.result, Q = \soc5.filt.Yt_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$417_Y, Q = \soc5.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2656 ($sdff) from module user_proj_example (D = \soc5.filt.X2_maf, Q = \soc5.filt.X3_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$423_Y, Q = \soc5.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2658 ($sdff) from module user_proj_example (D = \soc5.filt.X1_maf, Q = \soc5.filt.X2_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$429_Y, Q = \soc5.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2660 ($sdff) from module user_proj_example (D = \soc5.filt.X_maf, Q = \soc5.filt.X1_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$435_Y, Q = \soc5.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2662 ($sdff) from module user_proj_example (D = \soc5.filt.Y1_iir, Q = \soc5.filt.Y2_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$441_Y, Q = \soc5.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2664 ($sdff) from module user_proj_example (D = \soc5.filt.Yt_iir, Q = \soc5.filt.Y1_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$453_Y, Q = \soc5.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2666 ($sdff) from module user_proj_example (D = \soc5.filt.result, Q = \soc5.filt.Yt_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$459_Y, Q = \soc5.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2674 ($sdff) from module user_proj_example (D = \soc5.filt.X1_iir, Q = \soc5.filt.X2_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$465_Y, Q = \soc5.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2676 ($sdff) from module user_proj_example (D = \soc5.pcm, Q = \soc5.filt.X1_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$474_Y, Q = \soc5.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2678 ($sdff) from module user_proj_example (D = \soc5.filt.result, Q = \soc5.filt.Yt_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$480_Y, Q = \soc5.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2684 ($sdff) from module user_proj_example (D = \soc5.filt.X2_fir, Q = \soc5.filt.X3_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$486_Y, Q = \soc5.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2686 ($sdff) from module user_proj_example (D = \soc5.filt.X1_fir, Q = \soc5.filt.X2_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$492_Y, Q = \soc5.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2688 ($sdff) from module user_proj_example (D = { \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out }, Q = \soc5.filt.X1_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc5.filt.next_phase, Q = \soc5.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc5.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$507_Y, Q = \soc5.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2696 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[30], Q = \soc5.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$513_Y, Q = \soc5.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2698 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[29], Q = \soc5.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$519_Y, Q = \soc5.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2700 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[28], Q = \soc5.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$525_Y, Q = \soc5.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2702 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[27], Q = \soc5.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$531_Y, Q = \soc5.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2704 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[26], Q = \soc5.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$537_Y, Q = \soc5.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2706 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[25], Q = \soc5.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$543_Y, Q = \soc5.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2708 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[24], Q = \soc5.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$549_Y, Q = \soc5.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2710 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[23], Q = \soc5.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$555_Y, Q = \soc5.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2712 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[22], Q = \soc5.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$561_Y, Q = \soc5.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2714 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[21], Q = \soc5.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$567_Y, Q = \soc5.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2716 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[20], Q = \soc5.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$573_Y, Q = \soc5.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2718 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[19], Q = \soc5.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$579_Y, Q = \soc5.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2720 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[18], Q = \soc5.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$585_Y, Q = \soc5.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2722 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[17], Q = \soc5.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$591_Y, Q = \soc5.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2724 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[16], Q = \soc5.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$597_Y, Q = \soc5.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2726 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[15], Q = \soc5.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$603_Y, Q = \soc5.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2728 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[14], Q = \soc5.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$609_Y, Q = \soc5.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2730 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[13], Q = \soc5.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$615_Y, Q = \soc5.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2732 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[12], Q = \soc5.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$621_Y, Q = \soc5.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2734 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[11], Q = \soc5.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$627_Y, Q = \soc5.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2736 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[10], Q = \soc5.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$633_Y, Q = \soc5.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2738 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[9], Q = \soc5.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$639_Y, Q = \soc5.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2740 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[8], Q = \soc5.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$645_Y, Q = \soc5.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2742 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[7], Q = \soc5.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$651_Y, Q = \soc5.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2744 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[6], Q = \soc5.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$657_Y, Q = \soc5.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2746 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[5], Q = \soc5.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$663_Y, Q = \soc5.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2748 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[4], Q = \soc5.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$669_Y, Q = \soc5.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2750 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[3], Q = \soc5.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$675_Y, Q = \soc5.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2752 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[2], Q = \soc5.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$681_Y, Q = \soc5.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2754 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[1], Q = \soc5.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$687_Y, Q = \soc5.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2756 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[0], Q = \soc5.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$693_Y, Q = \soc5.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2758 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1out, Q = \soc5.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$699_Y, Q = \soc5.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2760 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[30], Q = \soc5.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$705_Y, Q = \soc5.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2762 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[29], Q = \soc5.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$711_Y, Q = \soc5.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2764 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[28], Q = \soc5.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$717_Y, Q = \soc5.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2766 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[27], Q = \soc5.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$723_Y, Q = \soc5.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2768 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[26], Q = \soc5.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$729_Y, Q = \soc5.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2770 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[25], Q = \soc5.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$735_Y, Q = \soc5.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2772 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[24], Q = \soc5.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$741_Y, Q = \soc5.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2774 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[23], Q = \soc5.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$747_Y, Q = \soc5.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2776 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[22], Q = \soc5.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$753_Y, Q = \soc5.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2778 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[21], Q = \soc5.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$759_Y, Q = \soc5.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2780 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[20], Q = \soc5.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$765_Y, Q = \soc5.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2782 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[19], Q = \soc5.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$771_Y, Q = \soc5.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2784 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[18], Q = \soc5.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$777_Y, Q = \soc5.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2786 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[17], Q = \soc5.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$783_Y, Q = \soc5.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2788 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[16], Q = \soc5.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$789_Y, Q = \soc5.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2790 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[15], Q = \soc5.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$795_Y, Q = \soc5.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2792 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[14], Q = \soc5.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$801_Y, Q = \soc5.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2794 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[13], Q = \soc5.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$807_Y, Q = \soc5.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2796 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[12], Q = \soc5.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$813_Y, Q = \soc5.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2798 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[11], Q = \soc5.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$819_Y, Q = \soc5.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2800 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[10], Q = \soc5.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$825_Y, Q = \soc5.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2802 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[9], Q = \soc5.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$831_Y, Q = \soc5.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2804 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[8], Q = \soc5.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$837_Y, Q = \soc5.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2806 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[7], Q = \soc5.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$843_Y, Q = \soc5.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2808 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[6], Q = \soc5.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$849_Y, Q = \soc5.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2810 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[5], Q = \soc5.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$855_Y, Q = \soc5.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2812 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[4], Q = \soc5.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$861_Y, Q = \soc5.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2814 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[3], Q = \soc5.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$867_Y, Q = \soc5.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2816 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[2], Q = \soc5.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$873_Y, Q = \soc5.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2818 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[1], Q = \soc5.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$879_Y, Q = \soc5.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2820 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[0], Q = \soc5.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$885_Y, Q = \soc5.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2822 ($sdff) from module user_proj_example (D = \soc5.cicmodule.data_1_in, Q = \soc5.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$891_Y, Q = \soc5.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2824 ($sdff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc5.cicmodule.ff2out).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$897_Y, Q = \soc5.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2826 ($sdff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc5.cicmodule.ff1out).
Adding SRST signal on $flatten\soc5.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$955_Y, Q = \soc5.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2828 ($sdff) from module user_proj_example (D = $flatten\soc5.$procmux$941_Y, Q = \soc5.rdata).
Adding SRST signal on $flatten\soc5.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$965_Y, Q = \soc5.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$2830 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.threshold).
Adding SRST signal on $flatten\soc5.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$980_Y, Q = \soc5.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2834 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.fb1).
Adding SRST signal on $flatten\soc5.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$996_Y, Q = \soc5.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2838 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.fb0).
Adding SRST signal on $flatten\soc5.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1013_Y, Q = \soc5.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2842 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.b2).
Adding SRST signal on $flatten\soc5.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1031_Y, Q = \soc5.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2846 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.b1).
Adding SRST signal on $flatten\soc5.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1050_Y, Q = \soc5.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2850 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.a2).
Adding SRST signal on $flatten\soc5.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1070_Y, Q = \soc5.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2854 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.a1).
Adding SRST signal on $flatten\soc5.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1091_Y, Q = \soc5.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2858 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.a0).
Adding SRST signal on $flatten\soc5.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1103_Y, Q = \soc5.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2862 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.pcm_load).
Adding SRST signal on $flatten\soc5.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1114_Y, Q = \soc5.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2866 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc5.amp).
Adding SRST signal on $flatten\soc5.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1136_Y, Q = \soc5.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$2870 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc5.control).
Adding SRST signal on $flatten\soc5.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$935_Y, Q = \soc5.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc5.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$927_Y, Q = \soc5.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2875 ($sdff) from module user_proj_example (D = $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc5.timer).
Adding SRST signal on $flatten\soc5.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$922_Y, Q = \soc5.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2879 ($sdff) from module user_proj_example (D = \soc5.pcm_reg_i, Q = \soc5.pcm).
Adding SRST signal on $flatten\soc4.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$907_Y, Q = \soc4.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2881 ($sdff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$907_Y, Q = \soc4.sr.qbar).
Adding SRST signal on $flatten\soc4.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$917_Y, Q = \soc4.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2885 ($sdff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$917_Y, Q = \soc4.sr.q).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$411_Y, Q = \soc4.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2889 ($sdff) from module user_proj_example (D = \soc4.filt.result, Q = \soc4.filt.Yt_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$417_Y, Q = \soc4.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2899 ($sdff) from module user_proj_example (D = \soc4.filt.X2_maf, Q = \soc4.filt.X3_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$423_Y, Q = \soc4.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2901 ($sdff) from module user_proj_example (D = \soc4.filt.X1_maf, Q = \soc4.filt.X2_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$429_Y, Q = \soc4.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2903 ($sdff) from module user_proj_example (D = \soc4.filt.X_maf, Q = \soc4.filt.X1_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$435_Y, Q = \soc4.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2905 ($sdff) from module user_proj_example (D = \soc4.filt.Y1_iir, Q = \soc4.filt.Y2_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$441_Y, Q = \soc4.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2907 ($sdff) from module user_proj_example (D = \soc4.filt.Yt_iir, Q = \soc4.filt.Y1_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$453_Y, Q = \soc4.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2909 ($sdff) from module user_proj_example (D = \soc4.filt.result, Q = \soc4.filt.Yt_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$459_Y, Q = \soc4.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2917 ($sdff) from module user_proj_example (D = \soc4.filt.X1_iir, Q = \soc4.filt.X2_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$465_Y, Q = \soc4.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2919 ($sdff) from module user_proj_example (D = \soc4.pcm, Q = \soc4.filt.X1_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$474_Y, Q = \soc4.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2921 ($sdff) from module user_proj_example (D = \soc4.filt.result, Q = \soc4.filt.Yt_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$480_Y, Q = \soc4.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2927 ($sdff) from module user_proj_example (D = \soc4.filt.X2_fir, Q = \soc4.filt.X3_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$486_Y, Q = \soc4.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2929 ($sdff) from module user_proj_example (D = \soc4.filt.X1_fir, Q = \soc4.filt.X2_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$492_Y, Q = \soc4.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2931 ($sdff) from module user_proj_example (D = { \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out }, Q = \soc4.filt.X1_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc4.filt.next_phase, Q = \soc4.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc4.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$507_Y, Q = \soc4.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2939 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[30], Q = \soc4.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$513_Y, Q = \soc4.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2941 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[29], Q = \soc4.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$519_Y, Q = \soc4.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2943 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[28], Q = \soc4.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$525_Y, Q = \soc4.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2945 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[27], Q = \soc4.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$531_Y, Q = \soc4.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2947 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[26], Q = \soc4.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$537_Y, Q = \soc4.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2949 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[25], Q = \soc4.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$543_Y, Q = \soc4.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2951 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[24], Q = \soc4.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$549_Y, Q = \soc4.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2953 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[23], Q = \soc4.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$555_Y, Q = \soc4.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2955 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[22], Q = \soc4.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$561_Y, Q = \soc4.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2957 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[21], Q = \soc4.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$567_Y, Q = \soc4.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2959 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[20], Q = \soc4.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$573_Y, Q = \soc4.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2961 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[19], Q = \soc4.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$579_Y, Q = \soc4.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2963 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[18], Q = \soc4.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$585_Y, Q = \soc4.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2965 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[17], Q = \soc4.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$591_Y, Q = \soc4.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2967 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[16], Q = \soc4.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$597_Y, Q = \soc4.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2969 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[15], Q = \soc4.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$603_Y, Q = \soc4.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2971 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[14], Q = \soc4.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$609_Y, Q = \soc4.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2973 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[13], Q = \soc4.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$615_Y, Q = \soc4.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2975 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[12], Q = \soc4.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$621_Y, Q = \soc4.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2977 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[11], Q = \soc4.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$627_Y, Q = \soc4.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2979 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[10], Q = \soc4.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$633_Y, Q = \soc4.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2981 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[9], Q = \soc4.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$639_Y, Q = \soc4.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2983 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[8], Q = \soc4.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$645_Y, Q = \soc4.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2985 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[7], Q = \soc4.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$651_Y, Q = \soc4.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2987 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[6], Q = \soc4.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$657_Y, Q = \soc4.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2989 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[5], Q = \soc4.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$663_Y, Q = \soc4.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2991 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[4], Q = \soc4.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$669_Y, Q = \soc4.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2993 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[3], Q = \soc4.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$675_Y, Q = \soc4.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2995 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[2], Q = \soc4.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$681_Y, Q = \soc4.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2997 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[1], Q = \soc4.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$687_Y, Q = \soc4.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2999 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[0], Q = \soc4.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$693_Y, Q = \soc4.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3001 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1out, Q = \soc4.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$699_Y, Q = \soc4.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3003 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[30], Q = \soc4.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$705_Y, Q = \soc4.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3005 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[29], Q = \soc4.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$711_Y, Q = \soc4.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3007 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[28], Q = \soc4.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$717_Y, Q = \soc4.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3009 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[27], Q = \soc4.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$723_Y, Q = \soc4.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3011 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[26], Q = \soc4.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$729_Y, Q = \soc4.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3013 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[25], Q = \soc4.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$735_Y, Q = \soc4.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3015 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[24], Q = \soc4.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$741_Y, Q = \soc4.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3017 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[23], Q = \soc4.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$747_Y, Q = \soc4.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3019 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[22], Q = \soc4.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$753_Y, Q = \soc4.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3021 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[21], Q = \soc4.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$759_Y, Q = \soc4.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3023 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[20], Q = \soc4.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$765_Y, Q = \soc4.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3025 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[19], Q = \soc4.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$771_Y, Q = \soc4.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3027 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[18], Q = \soc4.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$777_Y, Q = \soc4.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3029 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[17], Q = \soc4.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$783_Y, Q = \soc4.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3031 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[16], Q = \soc4.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$789_Y, Q = \soc4.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3033 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[15], Q = \soc4.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$795_Y, Q = \soc4.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3035 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[14], Q = \soc4.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$801_Y, Q = \soc4.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3037 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[13], Q = \soc4.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$807_Y, Q = \soc4.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3039 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[12], Q = \soc4.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$813_Y, Q = \soc4.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3041 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[11], Q = \soc4.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$819_Y, Q = \soc4.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3043 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[10], Q = \soc4.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$825_Y, Q = \soc4.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3045 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[9], Q = \soc4.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$831_Y, Q = \soc4.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3047 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[8], Q = \soc4.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$837_Y, Q = \soc4.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3049 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[7], Q = \soc4.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$843_Y, Q = \soc4.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3051 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[6], Q = \soc4.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$849_Y, Q = \soc4.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3053 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[5], Q = \soc4.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$855_Y, Q = \soc4.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3055 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[4], Q = \soc4.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$861_Y, Q = \soc4.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3057 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[3], Q = \soc4.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$867_Y, Q = \soc4.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3059 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[2], Q = \soc4.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$873_Y, Q = \soc4.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3061 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[1], Q = \soc4.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$879_Y, Q = \soc4.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3063 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[0], Q = \soc4.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$885_Y, Q = \soc4.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3065 ($sdff) from module user_proj_example (D = \soc4.cicmodule.data_1_in, Q = \soc4.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$891_Y, Q = \soc4.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3067 ($sdff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc4.cicmodule.ff2out).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$897_Y, Q = \soc4.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3069 ($sdff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc4.cicmodule.ff1out).
Adding SRST signal on $flatten\soc4.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$955_Y, Q = \soc4.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3071 ($sdff) from module user_proj_example (D = $flatten\soc4.$procmux$941_Y, Q = \soc4.rdata).
Adding SRST signal on $flatten\soc4.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$965_Y, Q = \soc4.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$3073 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.threshold).
Adding SRST signal on $flatten\soc4.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$980_Y, Q = \soc4.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3077 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.fb1).
Adding SRST signal on $flatten\soc4.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$996_Y, Q = \soc4.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3081 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.fb0).
Adding SRST signal on $flatten\soc4.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1013_Y, Q = \soc4.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3085 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.b2).
Adding SRST signal on $flatten\soc4.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1031_Y, Q = \soc4.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3089 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.b1).
Adding SRST signal on $flatten\soc4.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1050_Y, Q = \soc4.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3093 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.a2).
Adding SRST signal on $flatten\soc4.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1070_Y, Q = \soc4.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3097 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.a1).
Adding SRST signal on $flatten\soc4.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1091_Y, Q = \soc4.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3101 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.a0).
Adding SRST signal on $flatten\soc4.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1103_Y, Q = \soc4.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3105 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.pcm_load).
Adding SRST signal on $flatten\soc4.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1114_Y, Q = \soc4.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$3109 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc4.amp).
Adding SRST signal on $flatten\soc4.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1136_Y, Q = \soc4.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$3113 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc4.control).
Adding SRST signal on $flatten\soc4.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$935_Y, Q = \soc4.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc4.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$927_Y, Q = \soc4.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3118 ($sdff) from module user_proj_example (D = $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc4.timer).
Adding SRST signal on $flatten\soc4.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$922_Y, Q = \soc4.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3122 ($sdff) from module user_proj_example (D = \soc4.pcm_reg_i, Q = \soc4.pcm).
Adding SRST signal on $flatten\soc3.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$907_Y, Q = \soc3.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3124 ($sdff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$907_Y, Q = \soc3.sr.qbar).
Adding SRST signal on $flatten\soc3.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$917_Y, Q = \soc3.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3128 ($sdff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$917_Y, Q = \soc3.sr.q).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$411_Y, Q = \soc3.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3132 ($sdff) from module user_proj_example (D = \soc3.filt.result, Q = \soc3.filt.Yt_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$417_Y, Q = \soc3.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3142 ($sdff) from module user_proj_example (D = \soc3.filt.X2_maf, Q = \soc3.filt.X3_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$423_Y, Q = \soc3.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3144 ($sdff) from module user_proj_example (D = \soc3.filt.X1_maf, Q = \soc3.filt.X2_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$429_Y, Q = \soc3.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3146 ($sdff) from module user_proj_example (D = \soc3.filt.X_maf, Q = \soc3.filt.X1_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$435_Y, Q = \soc3.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3148 ($sdff) from module user_proj_example (D = \soc3.filt.Y1_iir, Q = \soc3.filt.Y2_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$441_Y, Q = \soc3.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3150 ($sdff) from module user_proj_example (D = \soc3.filt.Yt_iir, Q = \soc3.filt.Y1_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$453_Y, Q = \soc3.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3152 ($sdff) from module user_proj_example (D = \soc3.filt.result, Q = \soc3.filt.Yt_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$459_Y, Q = \soc3.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3160 ($sdff) from module user_proj_example (D = \soc3.filt.X1_iir, Q = \soc3.filt.X2_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$465_Y, Q = \soc3.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3162 ($sdff) from module user_proj_example (D = \soc3.pcm, Q = \soc3.filt.X1_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$474_Y, Q = \soc3.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3164 ($sdff) from module user_proj_example (D = \soc3.filt.result, Q = \soc3.filt.Yt_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$480_Y, Q = \soc3.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3170 ($sdff) from module user_proj_example (D = \soc3.filt.X2_fir, Q = \soc3.filt.X3_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$486_Y, Q = \soc3.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3172 ($sdff) from module user_proj_example (D = \soc3.filt.X1_fir, Q = \soc3.filt.X2_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$492_Y, Q = \soc3.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3174 ($sdff) from module user_proj_example (D = { \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out }, Q = \soc3.filt.X1_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc3.filt.next_phase, Q = \soc3.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc3.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$507_Y, Q = \soc3.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3182 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[30], Q = \soc3.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$513_Y, Q = \soc3.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3184 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[29], Q = \soc3.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$519_Y, Q = \soc3.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3186 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[28], Q = \soc3.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$525_Y, Q = \soc3.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3188 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[27], Q = \soc3.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$531_Y, Q = \soc3.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3190 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[26], Q = \soc3.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$537_Y, Q = \soc3.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3192 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[25], Q = \soc3.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$543_Y, Q = \soc3.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3194 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[24], Q = \soc3.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$549_Y, Q = \soc3.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3196 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[23], Q = \soc3.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$555_Y, Q = \soc3.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3198 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[22], Q = \soc3.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$561_Y, Q = \soc3.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3200 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[21], Q = \soc3.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$567_Y, Q = \soc3.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3202 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[20], Q = \soc3.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$573_Y, Q = \soc3.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3204 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[19], Q = \soc3.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$579_Y, Q = \soc3.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3206 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[18], Q = \soc3.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$585_Y, Q = \soc3.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3208 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[17], Q = \soc3.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$591_Y, Q = \soc3.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3210 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[16], Q = \soc3.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$597_Y, Q = \soc3.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3212 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[15], Q = \soc3.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$603_Y, Q = \soc3.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3214 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[14], Q = \soc3.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$609_Y, Q = \soc3.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3216 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[13], Q = \soc3.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$615_Y, Q = \soc3.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3218 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[12], Q = \soc3.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$621_Y, Q = \soc3.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3220 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[11], Q = \soc3.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$627_Y, Q = \soc3.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3222 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[10], Q = \soc3.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$633_Y, Q = \soc3.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3224 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[9], Q = \soc3.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$639_Y, Q = \soc3.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3226 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[8], Q = \soc3.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$645_Y, Q = \soc3.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3228 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[7], Q = \soc3.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$651_Y, Q = \soc3.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3230 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[6], Q = \soc3.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$657_Y, Q = \soc3.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3232 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[5], Q = \soc3.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$663_Y, Q = \soc3.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3234 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[4], Q = \soc3.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$669_Y, Q = \soc3.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3236 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[3], Q = \soc3.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$675_Y, Q = \soc3.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3238 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[2], Q = \soc3.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$681_Y, Q = \soc3.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3240 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[1], Q = \soc3.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$687_Y, Q = \soc3.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3242 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[0], Q = \soc3.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$693_Y, Q = \soc3.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3244 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1out, Q = \soc3.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$699_Y, Q = \soc3.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3246 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[30], Q = \soc3.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$705_Y, Q = \soc3.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3248 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[29], Q = \soc3.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$711_Y, Q = \soc3.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3250 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[28], Q = \soc3.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$717_Y, Q = \soc3.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3252 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[27], Q = \soc3.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$723_Y, Q = \soc3.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3254 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[26], Q = \soc3.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$729_Y, Q = \soc3.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3256 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[25], Q = \soc3.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$735_Y, Q = \soc3.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3258 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[24], Q = \soc3.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$741_Y, Q = \soc3.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3260 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[23], Q = \soc3.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$747_Y, Q = \soc3.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3262 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[22], Q = \soc3.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$753_Y, Q = \soc3.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3264 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[21], Q = \soc3.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$759_Y, Q = \soc3.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3266 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[20], Q = \soc3.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$765_Y, Q = \soc3.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3268 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[19], Q = \soc3.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$771_Y, Q = \soc3.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3270 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[18], Q = \soc3.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$777_Y, Q = \soc3.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3272 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[17], Q = \soc3.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$783_Y, Q = \soc3.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3274 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[16], Q = \soc3.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$789_Y, Q = \soc3.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3276 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[15], Q = \soc3.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$795_Y, Q = \soc3.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3278 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[14], Q = \soc3.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$801_Y, Q = \soc3.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3280 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[13], Q = \soc3.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$807_Y, Q = \soc3.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3282 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[12], Q = \soc3.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$813_Y, Q = \soc3.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3284 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[11], Q = \soc3.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$819_Y, Q = \soc3.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3286 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[10], Q = \soc3.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$825_Y, Q = \soc3.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3288 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[9], Q = \soc3.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$831_Y, Q = \soc3.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3290 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[8], Q = \soc3.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$837_Y, Q = \soc3.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3292 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[7], Q = \soc3.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$843_Y, Q = \soc3.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3294 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[6], Q = \soc3.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$849_Y, Q = \soc3.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3296 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[5], Q = \soc3.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$855_Y, Q = \soc3.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3298 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[4], Q = \soc3.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$861_Y, Q = \soc3.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3300 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[3], Q = \soc3.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$867_Y, Q = \soc3.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3302 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[2], Q = \soc3.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$873_Y, Q = \soc3.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3304 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[1], Q = \soc3.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$879_Y, Q = \soc3.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3306 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[0], Q = \soc3.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$885_Y, Q = \soc3.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3308 ($sdff) from module user_proj_example (D = \soc3.cicmodule.data_1_in, Q = \soc3.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$891_Y, Q = \soc3.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3310 ($sdff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc3.cicmodule.ff2out).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$897_Y, Q = \soc3.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3312 ($sdff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc3.cicmodule.ff1out).
Adding SRST signal on $flatten\soc3.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$955_Y, Q = \soc3.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3314 ($sdff) from module user_proj_example (D = $flatten\soc3.$procmux$941_Y, Q = \soc3.rdata).
Adding SRST signal on $flatten\soc3.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$965_Y, Q = \soc3.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$3316 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.threshold).
Adding SRST signal on $flatten\soc3.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$980_Y, Q = \soc3.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3320 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.fb1).
Adding SRST signal on $flatten\soc3.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$996_Y, Q = \soc3.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3324 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.fb0).
Adding SRST signal on $flatten\soc3.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1013_Y, Q = \soc3.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3328 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.b2).
Adding SRST signal on $flatten\soc3.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1031_Y, Q = \soc3.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3332 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.b1).
Adding SRST signal on $flatten\soc3.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1050_Y, Q = \soc3.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3336 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.a2).
Adding SRST signal on $flatten\soc3.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1070_Y, Q = \soc3.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3340 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.a1).
Adding SRST signal on $flatten\soc3.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1091_Y, Q = \soc3.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3344 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.a0).
Adding SRST signal on $flatten\soc3.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1103_Y, Q = \soc3.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3348 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.pcm_load).
Adding SRST signal on $flatten\soc3.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1114_Y, Q = \soc3.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$3352 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc3.amp).
Adding SRST signal on $flatten\soc3.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1136_Y, Q = \soc3.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$3356 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc3.control).
Adding SRST signal on $flatten\soc3.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$935_Y, Q = \soc3.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc3.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$927_Y, Q = \soc3.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3361 ($sdff) from module user_proj_example (D = $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc3.timer).
Adding SRST signal on $flatten\soc3.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$922_Y, Q = \soc3.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3365 ($sdff) from module user_proj_example (D = \soc3.pcm_reg_i, Q = \soc3.pcm).
Adding SRST signal on $flatten\soc2.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$907_Y, Q = \soc2.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3367 ($sdff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$907_Y, Q = \soc2.sr.qbar).
Adding SRST signal on $flatten\soc2.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$917_Y, Q = \soc2.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3371 ($sdff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$917_Y, Q = \soc2.sr.q).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$411_Y, Q = \soc2.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3375 ($sdff) from module user_proj_example (D = \soc2.filt.result, Q = \soc2.filt.Yt_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$417_Y, Q = \soc2.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3385 ($sdff) from module user_proj_example (D = \soc2.filt.X2_maf, Q = \soc2.filt.X3_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$423_Y, Q = \soc2.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3387 ($sdff) from module user_proj_example (D = \soc2.filt.X1_maf, Q = \soc2.filt.X2_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$429_Y, Q = \soc2.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3389 ($sdff) from module user_proj_example (D = \soc2.filt.X_maf, Q = \soc2.filt.X1_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$435_Y, Q = \soc2.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3391 ($sdff) from module user_proj_example (D = \soc2.filt.Y1_iir, Q = \soc2.filt.Y2_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$441_Y, Q = \soc2.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3393 ($sdff) from module user_proj_example (D = \soc2.filt.Yt_iir, Q = \soc2.filt.Y1_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$453_Y, Q = \soc2.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3395 ($sdff) from module user_proj_example (D = \soc2.filt.result, Q = \soc2.filt.Yt_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$459_Y, Q = \soc2.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3403 ($sdff) from module user_proj_example (D = \soc2.filt.X1_iir, Q = \soc2.filt.X2_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$465_Y, Q = \soc2.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3405 ($sdff) from module user_proj_example (D = \soc2.pcm, Q = \soc2.filt.X1_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$474_Y, Q = \soc2.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3407 ($sdff) from module user_proj_example (D = \soc2.filt.result, Q = \soc2.filt.Yt_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$480_Y, Q = \soc2.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3413 ($sdff) from module user_proj_example (D = \soc2.filt.X2_fir, Q = \soc2.filt.X3_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$486_Y, Q = \soc2.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3415 ($sdff) from module user_proj_example (D = \soc2.filt.X1_fir, Q = \soc2.filt.X2_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$492_Y, Q = \soc2.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3417 ($sdff) from module user_proj_example (D = { \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out }, Q = \soc2.filt.X1_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc2.filt.next_phase, Q = \soc2.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc2.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$507_Y, Q = \soc2.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3425 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[30], Q = \soc2.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$513_Y, Q = \soc2.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3427 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[29], Q = \soc2.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$519_Y, Q = \soc2.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3429 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[28], Q = \soc2.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$525_Y, Q = \soc2.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3431 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[27], Q = \soc2.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$531_Y, Q = \soc2.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3433 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[26], Q = \soc2.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$537_Y, Q = \soc2.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3435 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[25], Q = \soc2.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$543_Y, Q = \soc2.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3437 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[24], Q = \soc2.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$549_Y, Q = \soc2.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3439 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[23], Q = \soc2.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$555_Y, Q = \soc2.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3441 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[22], Q = \soc2.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$561_Y, Q = \soc2.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3443 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[21], Q = \soc2.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$567_Y, Q = \soc2.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3445 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[20], Q = \soc2.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$573_Y, Q = \soc2.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3447 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[19], Q = \soc2.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$579_Y, Q = \soc2.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3449 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[18], Q = \soc2.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$585_Y, Q = \soc2.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3451 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[17], Q = \soc2.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$591_Y, Q = \soc2.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3453 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[16], Q = \soc2.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$597_Y, Q = \soc2.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3455 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[15], Q = \soc2.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$603_Y, Q = \soc2.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3457 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[14], Q = \soc2.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$609_Y, Q = \soc2.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3459 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[13], Q = \soc2.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$615_Y, Q = \soc2.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3461 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[12], Q = \soc2.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$621_Y, Q = \soc2.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3463 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[11], Q = \soc2.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$627_Y, Q = \soc2.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3465 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[10], Q = \soc2.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$633_Y, Q = \soc2.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3467 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[9], Q = \soc2.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$639_Y, Q = \soc2.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3469 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[8], Q = \soc2.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$645_Y, Q = \soc2.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3471 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[7], Q = \soc2.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$651_Y, Q = \soc2.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3473 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[6], Q = \soc2.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$657_Y, Q = \soc2.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3475 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[5], Q = \soc2.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$663_Y, Q = \soc2.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3477 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[4], Q = \soc2.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$669_Y, Q = \soc2.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3479 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[3], Q = \soc2.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$675_Y, Q = \soc2.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3481 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[2], Q = \soc2.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$681_Y, Q = \soc2.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3483 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[1], Q = \soc2.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$687_Y, Q = \soc2.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3485 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[0], Q = \soc2.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$693_Y, Q = \soc2.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3487 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1out, Q = \soc2.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$699_Y, Q = \soc2.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3489 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[30], Q = \soc2.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$705_Y, Q = \soc2.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3491 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[29], Q = \soc2.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$711_Y, Q = \soc2.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3493 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[28], Q = \soc2.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$717_Y, Q = \soc2.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3495 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[27], Q = \soc2.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$723_Y, Q = \soc2.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3497 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[26], Q = \soc2.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$729_Y, Q = \soc2.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3499 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[25], Q = \soc2.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$735_Y, Q = \soc2.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3501 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[24], Q = \soc2.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$741_Y, Q = \soc2.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3503 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[23], Q = \soc2.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$747_Y, Q = \soc2.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3505 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[22], Q = \soc2.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$753_Y, Q = \soc2.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3507 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[21], Q = \soc2.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$759_Y, Q = \soc2.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3509 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[20], Q = \soc2.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$765_Y, Q = \soc2.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3511 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[19], Q = \soc2.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$771_Y, Q = \soc2.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3513 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[18], Q = \soc2.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$777_Y, Q = \soc2.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3515 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[17], Q = \soc2.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$783_Y, Q = \soc2.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3517 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[16], Q = \soc2.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$789_Y, Q = \soc2.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3519 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[15], Q = \soc2.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$795_Y, Q = \soc2.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3521 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[14], Q = \soc2.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$801_Y, Q = \soc2.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3523 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[13], Q = \soc2.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$807_Y, Q = \soc2.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3525 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[12], Q = \soc2.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$813_Y, Q = \soc2.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3527 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[11], Q = \soc2.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$819_Y, Q = \soc2.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3529 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[10], Q = \soc2.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$825_Y, Q = \soc2.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3531 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[9], Q = \soc2.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$831_Y, Q = \soc2.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3533 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[8], Q = \soc2.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$837_Y, Q = \soc2.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3535 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[7], Q = \soc2.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$843_Y, Q = \soc2.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3537 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[6], Q = \soc2.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$849_Y, Q = \soc2.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3539 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[5], Q = \soc2.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$855_Y, Q = \soc2.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3541 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[4], Q = \soc2.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$861_Y, Q = \soc2.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3543 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[3], Q = \soc2.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$867_Y, Q = \soc2.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3545 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[2], Q = \soc2.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$873_Y, Q = \soc2.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3547 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[1], Q = \soc2.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$879_Y, Q = \soc2.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3549 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[0], Q = \soc2.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$885_Y, Q = \soc2.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3551 ($sdff) from module user_proj_example (D = \soc2.cicmodule.data_1_in, Q = \soc2.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$891_Y, Q = \soc2.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3553 ($sdff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc2.cicmodule.ff2out).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$897_Y, Q = \soc2.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3555 ($sdff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc2.cicmodule.ff1out).
Adding SRST signal on $flatten\soc2.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$955_Y, Q = \soc2.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3557 ($sdff) from module user_proj_example (D = $flatten\soc2.$procmux$941_Y, Q = \soc2.rdata).
Adding SRST signal on $flatten\soc2.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$965_Y, Q = \soc2.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$3559 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.threshold).
Adding SRST signal on $flatten\soc2.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$980_Y, Q = \soc2.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3563 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.fb1).
Adding SRST signal on $flatten\soc2.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$996_Y, Q = \soc2.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3567 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.fb0).
Adding SRST signal on $flatten\soc2.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1013_Y, Q = \soc2.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3571 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.b2).
Adding SRST signal on $flatten\soc2.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1031_Y, Q = \soc2.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3575 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.b1).
Adding SRST signal on $flatten\soc2.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1050_Y, Q = \soc2.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3579 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.a2).
Adding SRST signal on $flatten\soc2.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1070_Y, Q = \soc2.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3583 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.a1).
Adding SRST signal on $flatten\soc2.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1091_Y, Q = \soc2.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3587 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.a0).
Adding SRST signal on $flatten\soc2.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1103_Y, Q = \soc2.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3591 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.pcm_load).
Adding SRST signal on $flatten\soc2.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1114_Y, Q = \soc2.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$3595 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc2.amp).
Adding SRST signal on $flatten\soc2.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1136_Y, Q = \soc2.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$3599 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc2.control).
Adding SRST signal on $flatten\soc2.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$935_Y, Q = \soc2.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc2.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$927_Y, Q = \soc2.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3604 ($sdff) from module user_proj_example (D = $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc2.timer).
Adding SRST signal on $flatten\soc2.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$922_Y, Q = \soc2.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3608 ($sdff) from module user_proj_example (D = \soc2.pcm_reg_i, Q = \soc2.pcm).
Adding SRST signal on $flatten\soc1.\sr.$procdff$1859 ($dff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$907_Y, Q = \soc1.sr.qbar, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3610 ($sdff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$907_Y, Q = \soc1.sr.qbar).
Adding SRST signal on $flatten\soc1.\sr.$procdff$1858 ($dff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$917_Y, Q = \soc1.sr.q, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3614 ($sdff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$917_Y, Q = \soc1.sr.q).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$411_Y, Q = \soc1.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3618 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$417_Y, Q = \soc1.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3628 ($sdff) from module user_proj_example (D = \soc1.filt.X2_maf, Q = \soc1.filt.X3_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$423_Y, Q = \soc1.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3630 ($sdff) from module user_proj_example (D = \soc1.filt.X1_maf, Q = \soc1.filt.X2_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$429_Y, Q = \soc1.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3632 ($sdff) from module user_proj_example (D = \soc1.filt.X_maf, Q = \soc1.filt.X1_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$435_Y, Q = \soc1.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3634 ($sdff) from module user_proj_example (D = \soc1.filt.Y1_iir, Q = \soc1.filt.Y2_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$441_Y, Q = \soc1.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3636 ($sdff) from module user_proj_example (D = \soc1.filt.Yt_iir, Q = \soc1.filt.Y1_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$453_Y, Q = \soc1.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3638 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$459_Y, Q = \soc1.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3646 ($sdff) from module user_proj_example (D = \soc1.filt.X1_iir, Q = \soc1.filt.X2_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$465_Y, Q = \soc1.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3648 ($sdff) from module user_proj_example (D = \soc1.pcm, Q = \soc1.filt.X1_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$474_Y, Q = \soc1.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3650 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$480_Y, Q = \soc1.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3656 ($sdff) from module user_proj_example (D = \soc1.filt.X2_fir, Q = \soc1.filt.X3_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$486_Y, Q = \soc1.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3658 ($sdff) from module user_proj_example (D = \soc1.filt.X1_fir, Q = \soc1.filt.X2_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$492_Y, Q = \soc1.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3660 ($sdff) from module user_proj_example (D = { \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out }, Q = \soc1.filt.X1_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1777 ($dff) from module user_proj_example (D = \soc1.filt.next_phase, Q = \soc1.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc1.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1857 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$507_Y, Q = \soc1.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3668 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[30], Q = \soc1.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1856 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$513_Y, Q = \soc1.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3670 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[29], Q = \soc1.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1855 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$519_Y, Q = \soc1.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3672 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[28], Q = \soc1.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1854 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$525_Y, Q = \soc1.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3674 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[27], Q = \soc1.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1853 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$531_Y, Q = \soc1.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3676 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[26], Q = \soc1.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1852 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$537_Y, Q = \soc1.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3678 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[25], Q = \soc1.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1851 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$543_Y, Q = \soc1.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3680 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[24], Q = \soc1.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1850 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$549_Y, Q = \soc1.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3682 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[23], Q = \soc1.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1849 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$555_Y, Q = \soc1.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3684 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[22], Q = \soc1.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1848 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$561_Y, Q = \soc1.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3686 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[21], Q = \soc1.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1847 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$567_Y, Q = \soc1.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3688 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[20], Q = \soc1.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1846 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$573_Y, Q = \soc1.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3690 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[19], Q = \soc1.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1845 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$579_Y, Q = \soc1.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3692 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[18], Q = \soc1.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1844 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$585_Y, Q = \soc1.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3694 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[17], Q = \soc1.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1843 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$591_Y, Q = \soc1.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3696 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[16], Q = \soc1.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1842 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$597_Y, Q = \soc1.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3698 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[15], Q = \soc1.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1841 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$603_Y, Q = \soc1.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3700 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[14], Q = \soc1.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1840 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$609_Y, Q = \soc1.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3702 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[13], Q = \soc1.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1839 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$615_Y, Q = \soc1.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3704 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[12], Q = \soc1.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1838 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$621_Y, Q = \soc1.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3706 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[11], Q = \soc1.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1837 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$627_Y, Q = \soc1.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3708 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[10], Q = \soc1.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1836 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$633_Y, Q = \soc1.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3710 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[9], Q = \soc1.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1835 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$639_Y, Q = \soc1.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3712 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[8], Q = \soc1.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1834 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$645_Y, Q = \soc1.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3714 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[7], Q = \soc1.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$651_Y, Q = \soc1.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3716 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[6], Q = \soc1.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$657_Y, Q = \soc1.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3718 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[5], Q = \soc1.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$663_Y, Q = \soc1.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3720 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[4], Q = \soc1.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$669_Y, Q = \soc1.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3722 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[3], Q = \soc1.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$675_Y, Q = \soc1.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3724 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[2], Q = \soc1.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$681_Y, Q = \soc1.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3726 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[1], Q = \soc1.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$687_Y, Q = \soc1.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3728 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[0], Q = \soc1.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$693_Y, Q = \soc1.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3730 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1out, Q = \soc1.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$699_Y, Q = \soc1.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3732 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[30], Q = \soc1.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$705_Y, Q = \soc1.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3734 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[29], Q = \soc1.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$711_Y, Q = \soc1.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3736 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[28], Q = \soc1.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$717_Y, Q = \soc1.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3738 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[27], Q = \soc1.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$723_Y, Q = \soc1.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3740 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[26], Q = \soc1.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$729_Y, Q = \soc1.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3742 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[25], Q = \soc1.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$735_Y, Q = \soc1.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3744 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[24], Q = \soc1.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$741_Y, Q = \soc1.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3746 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[23], Q = \soc1.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$747_Y, Q = \soc1.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3748 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[22], Q = \soc1.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$753_Y, Q = \soc1.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3750 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[21], Q = \soc1.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$759_Y, Q = \soc1.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3752 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[20], Q = \soc1.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$765_Y, Q = \soc1.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3754 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[19], Q = \soc1.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$771_Y, Q = \soc1.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3756 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[18], Q = \soc1.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$777_Y, Q = \soc1.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3758 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[17], Q = \soc1.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$783_Y, Q = \soc1.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3760 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[16], Q = \soc1.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$789_Y, Q = \soc1.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3762 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[15], Q = \soc1.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$795_Y, Q = \soc1.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3764 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[14], Q = \soc1.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$801_Y, Q = \soc1.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3766 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[13], Q = \soc1.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$807_Y, Q = \soc1.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3768 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[12], Q = \soc1.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$813_Y, Q = \soc1.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3770 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[11], Q = \soc1.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$819_Y, Q = \soc1.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3772 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[10], Q = \soc1.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$825_Y, Q = \soc1.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3774 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[9], Q = \soc1.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$831_Y, Q = \soc1.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3776 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[8], Q = \soc1.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$837_Y, Q = \soc1.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3778 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[7], Q = \soc1.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$843_Y, Q = \soc1.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3780 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[6], Q = \soc1.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$849_Y, Q = \soc1.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3782 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[5], Q = \soc1.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$855_Y, Q = \soc1.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3784 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[4], Q = \soc1.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$861_Y, Q = \soc1.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3786 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[3], Q = \soc1.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$867_Y, Q = \soc1.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3788 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[2], Q = \soc1.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$873_Y, Q = \soc1.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3790 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[1], Q = \soc1.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$879_Y, Q = \soc1.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3792 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[0], Q = \soc1.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$885_Y, Q = \soc1.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3794 ($sdff) from module user_proj_example (D = \soc1.cicmodule.data_1_in, Q = \soc1.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$891_Y, Q = \soc1.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3796 ($sdff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc1.cicmodule.ff2out).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$897_Y, Q = \soc1.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$3798 ($sdff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc1.cicmodule.ff1out).
Adding SRST signal on $flatten\soc1.$procdff$1874 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$955_Y, Q = \soc1.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3800 ($sdff) from module user_proj_example (D = $flatten\soc1.$procmux$941_Y, Q = \soc1.rdata).
Adding SRST signal on $flatten\soc1.$procdff$1873 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$965_Y, Q = \soc1.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$ff.cc:262:slice$3802 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.threshold).
Adding SRST signal on $flatten\soc1.$procdff$1872 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$980_Y, Q = \soc1.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3806 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.fb1).
Adding SRST signal on $flatten\soc1.$procdff$1871 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$996_Y, Q = \soc1.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3810 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.fb0).
Adding SRST signal on $flatten\soc1.$procdff$1870 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1013_Y, Q = \soc1.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3814 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.b2).
Adding SRST signal on $flatten\soc1.$procdff$1869 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1031_Y, Q = \soc1.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3818 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.b1).
Adding SRST signal on $flatten\soc1.$procdff$1868 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1050_Y, Q = \soc1.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3822 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a2).
Adding SRST signal on $flatten\soc1.$procdff$1867 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1070_Y, Q = \soc1.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3826 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a1).
Adding SRST signal on $flatten\soc1.$procdff$1866 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1091_Y, Q = \soc1.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3830 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a0).
Adding SRST signal on $flatten\soc1.$procdff$1865 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1103_Y, Q = \soc1.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3834 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.pcm_load).
Adding SRST signal on $flatten\soc1.$procdff$1864 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1114_Y, Q = \soc1.amp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$3838 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc1.amp).
Adding SRST signal on $flatten\soc1.$procdff$1863 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1136_Y, Q = \soc1.control, rval = 8'00000100).
Adding EN signal on $auto$ff.cc:262:slice$3842 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc1.control).
Adding SRST signal on $flatten\soc1.$procdff$1862 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$935_Y, Q = \soc1.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc1.$procdff$1861 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$927_Y, Q = \soc1.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3847 ($sdff) from module user_proj_example (D = $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc1.timer).
Adding SRST signal on $flatten\soc1.$procdff$1860 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$922_Y, Q = \soc1.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3851 ($sdff) from module user_proj_example (D = \soc1.pcm_reg_i, Q = \soc1.pcm).
Adding SRST signal on $flatten\pcmclk.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120_Y [9:0], Q = \pcmclk.count, rval = 10'0000000000).
Adding SRST signal on $flatten\pcmclk.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\pcmclk.$procmux$128_Y, Q = \pcmclk.ce_pcm, rval = 1'0).
Adding SRST signal on $flatten\mic.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111_Y [3:0], Q = \mic.cnt1, rval = 4'0000).
Adding SRST signal on $flatten\mic.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\mic.$procmux$153_Y, Q = \mic.tmp1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3860 ($sdff) from module user_proj_example (D = $flatten\mic.$procmux$153_Y, Q = \mic.tmp1).
Adding SRST signal on $flatten\mic.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115_Y [3:0], Q = \mic.cnt2, rval = 4'0000).
Adding SRST signal on $flatten\mic.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\mic.$procmux$141_Y, Q = \mic.tmp2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3867 ($sdff) from module user_proj_example (D = $flatten\mic.$procmux$141_Y, Q = \mic.tmp2).

7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Warning: Driver-driver conflict for \status [7] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [6] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [5] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [4] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [3] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [2] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [1] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [0] between cell $auto$ff.cc:262:slice$1907.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [31] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [30] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [29] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [28] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [27] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [26] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [25] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [24] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [23] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [22] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [21] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [20] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [19] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [18] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [17] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [16] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [15] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [14] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [13] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [12] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [11] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [10] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [9] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [8] between cell $auto$ff.cc:262:slice$1908.Q and constant 1'0 in user_proj_example: Resolved using constant.
Removed 1845 unused cells and 1834 unused wires.
<suppressed ~1846 debug messages>

7.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~14 debug messages>

7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~207 debug messages>
Removed a total of 69 cells.

7.9.13. Executing OPT_DFF pass (perform DFF optimizations).

7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 71 unused wires.
<suppressed ~1 debug messages>

7.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.16. Rerunning OPT passes. (Maybe there is more to do..)

7.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

7.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.20. Executing OPT_DFF pass (perform DFF optimizations).

7.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.23. Finished OPT passes. (There is nothing left to do.)

7.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 12) from port A of cell user_proj_example.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$87 ($sub).
Removed top 9 bits (of 11) from port B of cell user_proj_example.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$87 ($sub).
Removed top 1 bits (of 12) from port Y of cell user_proj_example.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$87 ($sub).
Removed top 3 bits (of 4) from port Y of cell user_proj_example.$and$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$89 ($and).
Removed top 3 bits (of 4) from port A of cell user_proj_example.$and$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$89 ($and).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$and$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$89 ($and).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:115$90 ($eq).
Removed top 31 bits (of 32) from mux cell user_proj_example.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:115$91 ($mux).
Removed top 5 bits (of 6) from port B of cell user_proj_example.$procmux$166_CMP0 ($eq).
Removed top 22 bits (of 32) from mux cell user_proj_example.$procmux$180 ($pmux).
Removed top 1 bits (of 8) from port B of cell user_proj_example.$procmux$191_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_proj_example.$procmux$192_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_proj_example.$procmux$193_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_proj_example.$procmux$194_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_proj_example.$procmux$195_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_proj_example.$procmux$196_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell user_proj_example.$procmux$197_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell user_proj_example.$procmux$211_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$212_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$213_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$214_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$215_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell user_proj_example.$procmux$216_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell user_proj_example.$procmux$217_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell user_proj_example.$procmux$218_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell user_proj_example.$auto$ff.cc:262:slice$1901 ($sdffe).
Removed cell user_proj_example.$flatten\mic.$procmux$139 ($mux).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:460$117 ($eq).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:458$116 ($ge).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115 ($add).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:444$113 ($eq).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:442$112 ($ge).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111 ($add).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\mic.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:432$109 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:432$108 ($eq).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120 ($add).
Removed top 22 bits (of 32) from port Y of cell user_proj_example.$flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120 ($add).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc1.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3661 ($sdffe).
Removed cell user_proj_example.$flatten\soc1.\sr.$procmux$904 ($mux).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1113_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1090_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1069_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1049_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1030_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1012_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$942_CMP0 ($eq).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc1.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc2.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3418 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc2.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc3.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3175 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc3.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc4.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2932 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc4.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc5.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2689 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc5.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc6.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2446 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc6.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc7.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2203 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc7.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc8.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$338_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$339_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$340_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$341_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$344_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$346_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$347_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$349_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$350_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$351_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$1960 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc8.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3659 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3416 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3173 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2930 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2687 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2444 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2201 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$1958 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3657 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3414 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$3171 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2928 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2685 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2442 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$2199 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$ff.cc:262:slice$1956 ($sdffe).
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115_Y.
Removed top 22 bits (of 32) from wire user_proj_example.$flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120_Y.
Removed top 22 bits (of 32) from wire user_proj_example.$procmux$180_Y.
Removed top 22 bits (of 32) from wire user_proj_example.rdata.

7.11. Executing PEEPOPT pass (run peephole optimizers).

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

7.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111 ($add).
  creating $macc model for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115 ($add).
  creating $macc model for $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120 ($add).
  creating $macc model for $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc1.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc2.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc3.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc4.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc5.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc6.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc7.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc8.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$87 ($sub).
  merging $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  creating $alu model for $macc $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$87.
  creating $alu model for $macc $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120.
  creating $alu model for $macc $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115.
  creating $alu model for $macc $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111.
  creating $macc cell for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3876
  creating $macc cell for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3877
  creating $macc cell for $flatten\soc5.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3878
  creating $macc cell for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3879
  creating $macc cell for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3880
  creating $macc cell for $flatten\soc2.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3881
  creating $macc cell for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3882
  creating $macc cell for $flatten\soc8.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3883
  creating $macc cell for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3884
  creating $macc cell for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3885
  creating $macc cell for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3886
  creating $macc cell for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3887
  creating $macc cell for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3888
  creating $macc cell for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3889
  creating $macc cell for $flatten\soc1.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3890
  creating $macc cell for $flatten\soc3.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3891
  creating $macc cell for $flatten\soc6.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3892
  creating $macc cell for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3893
  creating $macc cell for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3894
  creating $macc cell for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3895
  creating $macc cell for $flatten\soc7.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3896
  creating $macc cell for $flatten\soc4.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3897
  creating $macc cell for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3898
  creating $macc cell for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3899
  creating $alu model for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:442$112 ($ge): new $alu
  creating $alu model for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:458$116 ($ge): new $alu
  creating $alu model for $flatten\soc1.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc2.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc3.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc4.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc5.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc6.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc7.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc8.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu cell for $flatten\soc8.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3910
  creating $alu cell for $flatten\soc7.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3921
  creating $alu cell for $flatten\soc6.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3932
  creating $alu cell for $flatten\soc5.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3943
  creating $alu cell for $flatten\soc4.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3954
  creating $alu cell for $flatten\soc3.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3965
  creating $alu cell for $flatten\soc2.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3976
  creating $alu cell for $flatten\soc1.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3987
  creating $alu cell for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:458$116: $auto$alumacc.cc:485:replace_alu$3998
  creating $alu cell for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:442$112: $auto$alumacc.cc:485:replace_alu$4007
  creating $alu cell for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$111: $auto$alumacc.cc:485:replace_alu$4016
  creating $alu cell for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$115: $auto$alumacc.cc:485:replace_alu$4019
  creating $alu cell for $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$120: $auto$alumacc.cc:485:replace_alu$4022
  creating $alu cell for $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4025
  creating $alu cell for $sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$87: $auto$alumacc.cc:485:replace_alu$4028
  creating $alu cell for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4031
  creating $alu cell for $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4034
  creating $alu cell for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4037
  creating $alu cell for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4040
  creating $alu cell for $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4043
  creating $alu cell for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4046
  creating $alu cell for $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4049
  creating $alu cell for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4052
  creating $alu cell for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4055
  creating $alu cell for $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4058
  creating $alu cell for $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4061
  creating $alu cell for $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4064
  creating $alu cell for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4067
  creating $alu cell for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4070
  creating $alu cell for $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4073
  creating $alu cell for $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4076
  creating $alu cell for $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4079
  creating $alu cell for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4082
  creating $alu cell for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4085
  creating $alu cell for $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4088
  creating $alu cell for $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4091
  creating $alu cell for $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4094
  creating $alu cell for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4097
  creating $alu cell for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4100
  creating $alu cell for $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4103
  creating $alu cell for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4106
  creating $alu cell for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4109
  creating $alu cell for $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4112
  creating $alu cell for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4115
  creating $alu cell for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4118
  creating $alu cell for $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4121
  created 46 $alu and 24 $macc cells.

7.14. Executing SHARE pass (SAT-based resource sharing).

7.15. Executing OPT pass (performing simple optimizations).

7.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~16 debug messages>

7.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

7.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.6. Executing OPT_DFF pass (perform DFF optimizations).

7.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 24 unused cells and 34 unused wires.
<suppressed ~41 debug messages>

7.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.15.9. Rerunning OPT passes. (Maybe there is more to do..)

7.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

7.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.13. Executing OPT_DFF pass (perform DFF optimizations).

7.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.15.16. Finished OPT passes. (There is nothing left to do.)

7.16. Executing MEMORY pass.

7.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

7.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.18. Executing OPT pass (performing simple optimizations).

7.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~217 debug messages>

7.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.18.3. Executing OPT_DFF pass (perform DFF optimizations).

7.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1 unused cells and 31 unused wires.
<suppressed ~2 debug messages>

7.18.5. Finished fast OPT passes.

7.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.20. Executing OPT pass (performing simple optimizations).

7.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

7.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    Consolidated identical input bits for $mux cell $flatten\soc1.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc1.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc1.cicmodule.data_1_in [1]
      New connections: \soc1.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc2.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc2.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc2.cicmodule.data_1_in [1]
      New connections: \soc2.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc3.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc3.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc3.cicmodule.data_1_in [1]
      New connections: \soc3.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc4.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc4.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc4.cicmodule.data_1_in [1]
      New connections: \soc4.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc5.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc5.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc5.cicmodule.data_1_in [1]
      New connections: \soc5.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc6.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc6.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc6.cicmodule.data_1_in [1]
      New connections: \soc6.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc7.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc7.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc7.cicmodule.data_1_in [1]
      New connections: \soc7.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc8.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc8.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc8.cicmodule.data_1_in [1]
      New connections: \soc8.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:201$99:
      Old ports: A={ 22'0000000000000000000000 \rdata }, B={ \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat }, Y=\wbs_dat_o
      New ports: A={ 6'000000 \rdata }, B=\wbs_dat, Y=\wbs_dat_o [15:0]
      New connections: \wbs_dat_o [31:16] = { \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] }
  Optimizing cells in module \user_proj_example.
Performed a total of 9 changes.

7.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.6. Executing OPT_SHARE pass.

7.20.7. Executing OPT_DFF pass (perform DFF optimizations).

7.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~8 debug messages>

7.20.10. Rerunning OPT passes. (Maybe there is more to do..)

7.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

7.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.14. Executing OPT_SHARE pass.

7.20.15. Executing OPT_DFF pass (perform DFF optimizations).

7.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.20.18. Finished OPT passes. (There is nothing left to do.)

7.21. Executing TECHMAP pass (map to technology primitives).

7.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.21.2. Continuing TECHMAP pass.
Using template $paramod$02488ff6fa51b28bbfa470bdd9b0e548b3357746\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \soc3.filt.mux_coeff * \soc3.filt.mux_xy (16x16 bits, signed)
Using template $paramod$82ac157a7de5db3ecfecd2a01ea425d7a39bb05e\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
  add \soc7.filt.mux_coeff * \soc7.filt.mux_xy (16x16 bits, signed)
  add \soc1.cicmodule.ff1out (7 bits, unsigned)
  add { \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$d6bda349df5337d6c5b209ac911db21df19d73bb\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:0091cad03fa4f6b64ad167264575241f014dbcbf$paramod$a1651e8edb51785f330d5d35f632c7f41af93c38\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$8d7f98f10ed0231647041eea72c2a8a293a33560\_90_alu for cells of type $alu.
Using template $paramod$2ed8280b262e219c036a1de1b95189a8901efa7b\_90_alu for cells of type $alu.
  add \soc3.cicmodule.ff2out (12 bits, unsigned)
  add { \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc5.cicmodule.ff1out (7 bits, unsigned)
  add { \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc6.cicmodule.ff2out (12 bits, unsigned)
  add { \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc2.cicmodule.ff1out (7 bits, unsigned)
  add { \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc6.filt.mux_coeff * \soc6.filt.mux_xy (16x16 bits, signed)
  add \soc5.filt.mux_coeff * \soc5.filt.mux_xy (16x16 bits, signed)
  add \soc3.cicmodule.ff1out (7 bits, unsigned)
  add { \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_alu for cells of type $alu.
  add \soc7.cicmodule.ff1out (7 bits, unsigned)
  add { \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc2.filt.mux_coeff * \soc2.filt.mux_xy (16x16 bits, signed)
  add \soc4.cicmodule.ff1out (7 bits, unsigned)
  add { \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc4.cicmodule.ff2out (12 bits, unsigned)
  add { \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc8.filt.mux_coeff * \soc8.filt.mux_xy (16x16 bits, signed)
  add \soc8.cicmodule.ff1out (7 bits, unsigned)
  add { \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc8.cicmodule.ff2out (12 bits, unsigned)
  add { \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc2.cicmodule.ff2out (12 bits, unsigned)
  add { \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc5.cicmodule.ff2out (12 bits, unsigned)
  add { \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc4.filt.mux_coeff * \soc4.filt.mux_xy (16x16 bits, signed)
  add \soc7.cicmodule.ff2out (12 bits, unsigned)
  add { \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc6.cicmodule.ff1out (7 bits, unsigned)
  add { \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc1.filt.mux_coeff * \soc1.filt.mux_xy (16x16 bits, signed)
  add \soc1.cicmodule.ff2out (12 bits, unsigned)
  add { \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011111 for cells of type $fa.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
No more expansions possible.
<suppressed ~9816 debug messages>

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~14532 debug messages>

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~13263 debug messages>
Removed a total of 4421 cells.

7.22.3. Executing OPT_DFF pass (perform DFF optimizations).

7.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1684 unused cells and 8295 unused wires.
<suppressed ~1685 debug messages>

7.22.5. Finished fast OPT passes.

7.23. Executing ABC pass (technology mapping using ABC).

7.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 29353 gates and 33434 wires to a netlist network with 4079 inputs and 1470 outputs.

7.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     2575
ABC RESULTS:            ANDNOT cells:     9712
ABC RESULTS:               MUX cells:     1048
ABC RESULTS:              NAND cells:      905
ABC RESULTS:               NOR cells:     1100
ABC RESULTS:               NOT cells:      341
ABC RESULTS:                OR cells:     5460
ABC RESULTS:             ORNOT cells:     1284
ABC RESULTS:              XNOR cells:     1708
ABC RESULTS:               XOR cells:     4500
ABC RESULTS:              ZERO cells:        8
ABC RESULTS:        internal signals:    27885
ABC RESULTS:           input signals:     4079
ABC RESULTS:          output signals:     1470
Removing temp directory.

7.24. Executing OPT pass (performing simple optimizations).

7.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~194 debug messages>

7.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

7.24.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8657 ($_SDFFE_PP0P_) from module user_proj_example.

7.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 26 unused cells and 10492 unused wires.
<suppressed ~112 debug messages>

7.24.5. Rerunning OPT passes. (Removed registers in this run.)

7.24.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.24.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.24.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8558 ($_SDFFE_PP0P_) from module user_proj_example.

7.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.24.10. Rerunning OPT passes. (Removed registers in this run.)

7.24.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8488 ($_SDFFE_PP0P_) from module user_proj_example.

7.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.24.15. Rerunning OPT passes. (Removed registers in this run.)

7.24.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.24.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.24.18. Executing OPT_DFF pass (perform DFF optimizations).

7.24.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.24.20. Finished fast OPT passes.

7.25. Executing HIERARCHY pass (managing design hierarchy).

7.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

7.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

7.26. Printing statistics.

=== user_proj_example ===

   Number of wires:              28805
   Number of wire bits:          40212
   Number of public wires:        1366
   Number of public wire bits:   11520
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              34686
     $_ANDNOT_                    9712
     $_AND_                       2573
     $_DLATCH_N_                   432
     $_MUX_                       1048
     $_NAND_                       905
     $_NOR_                       1100
     $_NOT_                        315
     $_ORNOT_                     1284
     $_OR_                        5459
     $_SDFFE_NP0P_                   1
     $_SDFFE_PP0N_                2232
     $_SDFFE_PP0P_                2978
     $_SDFFE_PP1P_                 243
     $_SDFF_NP0_                     4
     $_SDFF_PP0_                   192
     $_XNOR_                      1708
     $_XOR_                       4500

7.27. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Found and reported 0 problems.

8. Generating Graphviz representation of design.
Writing dot description to `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/post_techmap.dot'.
Dumping module user_proj_example to page 1.

9. Executing SHARE pass (SAT-based resource sharing).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 489 unused wires.
<suppressed ~489 debug messages>

12. Printing statistics.

=== user_proj_example ===

   Number of wires:              28316
   Number of wire bits:          36064
   Number of public wires:         877
   Number of public wire bits:    7372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              34686
     $_ANDNOT_                    9712
     $_AND_                       2573
     $_DLATCH_N_                   432
     $_MUX_                       1048
     $_NAND_                       905
     $_NOR_                       1100
     $_NOT_                        315
     $_ORNOT_                     1284
     $_OR_                        5459
     $_SDFFE_NP0P_                   1
     $_SDFFE_PP0N_                2232
     $_SDFFE_PP0P_                2978
     $_SDFFE_PP1P_                 243
     $_SDFF_NP0_                     4
     $_SDFF_PP0_                   192
     $_XNOR_                      1708
     $_XOR_                       4500

mapping tbuf

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend: /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

15.2. Continuing TECHMAP pass.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~436 debug messages>

16. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

17.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 5650 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

18. Printing statistics.

=== user_proj_example ===

   Number of wires:              40721
   Number of wire bits:          48469
   Number of public wires:         877
   Number of public wire bits:    7372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              45795
     $_ANDNOT_                    9712
     $_AND_                       2573
     $_MUX_                      12152
     $_NAND_                       905
     $_NOR_                       1100
     $_NOT_                        320
     $_ORNOT_                     1284
     $_OR_                        5459
     $_XNOR_                      1708
     $_XOR_                       4500
     sky130_fd_sc_hd__dfxtp_2     5650
     sky130_fd_sc_hd__dlxtn_1      432

[INFO]: ABC: WireLoad : S_4

19. Executing ABC pass (technology mapping using ABC).

19.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-NcJs4N/input.blif'..
Extracted 39713 gates and 45842 wires to a netlist network with 6127 inputs and 6137 outputs.

19.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-NcJs4N/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-NcJs4N/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-NcJs4N/input.blif 
ABC: + read_lib -w /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 40000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 40000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 40000 
ABC: Current delay (6803.74 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  36205 ( 21.6 %)   Cap = 11.2 ff (  5.4 %)   Area =   296190.31 ( 78.2 %)   Delay =  7029.04 ps  (  0.4 %)               
ABC: Path  0 --    5700 : 0    3 pi                        A =   0.00  Df =  22.9  -13.1 ps  S =  37.4 ps  Cin =  0.0 ff  Cout =   6.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   12455 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 174.6  -51.9 ps  S = 151.5 ps  Cin =  2.1 ff  Cout =  12.1 ff  Cmax = 130.0 ff  G =  552  
ABC: Path  2 --   12456 : 4    3 sky130_fd_sc_hd__and4_2   A =  10.01  Df = 434.3  -67.4 ps  S =  78.0 ps  Cin =  1.5 ff  Cout =   8.1 ff  Cmax = 300.3 ff  G =  508  
ABC: Path  3 --   12463 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df = 857.3 -293.9 ps  S =  91.4 ps  Cin =  1.5 ff  Cout =   6.9 ff  Cmax = 310.4 ff  G =  441  
ABC: Path  4 --   12476 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1070.4 -349.5 ps  S =  49.9 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  288  
ABC: Path  5 --   12756 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1286.9 -191.4 ps  S =  50.5 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  289  
ABC: Path  6 --   12765 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1508.3 -202.8 ps  S =  57.1 ps  Cin =  2.4 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  353  
ABC: Path  7 --   12783 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1707.9 -150.5 ps  S =  59.4 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 309.5 ff  G =  390  
ABC: Path  8 --   12784 : 3    5 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2180.8 -351.7 ps  S = 122.1 ps  Cin =  1.5 ff  Cout =  17.5 ff  Cmax = 310.4 ff  G = 1115  
ABC: Path  9 --   12844 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2394.2 -306.7 ps  S =  62.1 ps  Cin =  1.5 ff  Cout =   6.7 ff  Cmax = 309.5 ff  G =  430  
ABC: Path 10 --   12847 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2908.2 -399.8 ps  S = 106.9 ps  Cin =  1.5 ff  Cout =  11.9 ff  Cmax = 310.4 ff  G =  753  
ABC: Path 11 --   12850 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =3275.3 -415.2 ps  S =  62.8 ps  Cin =  2.4 ff  Cout =   8.3 ff  Cmax = 325.0 ff  G =  341  
ABC: Path 12 --   12901 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3475.3 -286.5 ps  S =  49.0 ps  Cin =  2.4 ff  Cout =   6.6 ff  Cmax = 309.5 ff  G =  270  
ABC: Path 13 --   12902 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3688.0 -164.5 ps  S =  61.0 ps  Cin =  1.5 ff  Cout =   6.5 ff  Cmax = 309.5 ff  G =  414  
ABC: Path 14 --   13098 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4336.9 -557.2 ps  S = 108.5 ps  Cin =  1.5 ff  Cout =   5.1 ff  Cmax = 310.4 ff  G =  320  
ABC: Path 15 --   13286 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =4753.4 -528.4 ps  S =  65.1 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 324.1 ff  G =  158  
ABC: Path 16 --   13366 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =4981.3 -626.1 ps  S =  55.1 ps  Cin =  2.4 ff  Cout =   8.2 ff  Cmax = 309.5 ff  G =  331  
ABC: Path 17 --   14025 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =5434.4 -980.3 ps  S =  69.5 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 18 --   14026 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =5693.7-1007.4 ps  S = 119.5 ps  Cin =  1.5 ff  Cout =  19.5 ff  Cmax = 309.5 ff  G = 1259  
ABC: Path 19 --   14285 : 4    4 sky130_fd_sc_hd__o31ai_2  A =  12.51  Df =6091.2-1282.5 ps  S = 384.2 ps  Cin =  4.4 ff  Cout =  15.8 ff  Cmax =  80.6 ff  G =  343  
ABC: Path 20 --   14286 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =6158.5-1270.6 ps  S =  56.8 ps  Cin =  4.4 ff  Cout =   1.5 ff  Cmax = 295.7 ff  G =   34  
ABC: Path 21 --   14288 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6418.4  -74.2 ps  S =  37.3 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 309.5 ff  G =  104  
ABC: Path 22 --   14295 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6798.3 -285.0 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  138  
ABC: Path 23 --   14296 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =7029.0 -199.6 ps  S = 395.7 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi5699 (\soc5.filt.mux_xy [6]).  End-point = po26 ($flatten\soc5.\filt.$procmux$354.Y [13]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 6127/ 6137  lat =    0  nd = 36205  edge =  92622  area =296216.20  delay =27.00  lev = 27
ABC: + write_blif /tmp/yosys-abc-NcJs4N/output.blif 

19.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      478
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      277
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:      115
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:     1239
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      853
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      772
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:     2442
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      361
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      596
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      181
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      747
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      538
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      648
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      438
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     7488
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      345
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      412
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1752
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      634
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      230
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     1401
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      114
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:     3697
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      125
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      342
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      565
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      194
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:      113
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     4643
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      404
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      323
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     1888
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      671
ABC RESULTS:        internal signals:    33578
ABC RESULTS:           input signals:     6127
ABC RESULTS:          output signals:     6137
Removing temp directory.

20. Executing SETUNDEF pass (replace undef values with defined constants).

21. Executing HILOMAP pass (mapping to constant drivers).

22. Executing SPLITNETS pass (splitting up multi-bit signals).

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 56 unused cells and 48185 unused wires.
<suppressed ~738 debug messages>

24. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$150088: \wbs_dat_o [31] -> \wbs_dat_o [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$150089: \wbs_dat_o [31] -> \wbs_dat_o [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$150090: \wbs_dat_o [31] -> \wbs_dat_o [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$150091: \wbs_dat_o [31] -> \wbs_dat_o [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$150092: \wbs_dat_o [31] -> \wbs_dat_o [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$150093: \wbs_dat_o [31] -> \wbs_dat_o [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$150094: \wbs_dat_o [31] -> \wbs_dat_o [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$150095: \wbs_dat_o [31] -> \wbs_dat_o [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$150096: \wbs_dat_o [31] -> \wbs_dat_o [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$150097: \wbs_dat_o [31] -> \wbs_dat_o [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$150098: \wbs_dat_o [31] -> \wbs_dat_o [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$150099: \wbs_dat_o [31] -> \wbs_dat_o [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$150100: \wbs_dat_o [31] -> \wbs_dat_o [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$150101: \wbs_dat_o [31] -> \wbs_dat_o [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$150102: \wbs_dat_o [31] -> \wbs_dat_o [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$150103: \wbs_dat_o [31] -> \wbs_dat_o [30]

25. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\irq [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
Found and reported 240 problems.

26. Printing statistics.

=== user_proj_example ===

   Number of wires:              42288
   Number of wire bits:          42878
   Number of public wires:        6101
   Number of public wire bits:    6691
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              42509
     sky130_fd_sc_hd__a2111o_2      76
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2      478
     sky130_fd_sc_hd__a211oi_2     136
     sky130_fd_sc_hd__a21bo_2      277
     sky130_fd_sc_hd__a21boi_2     115
     sky130_fd_sc_hd__a21o_2      1239
     sky130_fd_sc_hd__a21oi_2      853
     sky130_fd_sc_hd__a221o_2      772
     sky130_fd_sc_hd__a221oi_2       3
     sky130_fd_sc_hd__a22o_2      2442
     sky130_fd_sc_hd__a22oi_2      361
     sky130_fd_sc_hd__a2bb2o_2      59
     sky130_fd_sc_hd__a2bb2oi_2      3
     sky130_fd_sc_hd__a311o_2       33
     sky130_fd_sc_hd__a311oi_2      26
     sky130_fd_sc_hd__a31o_2       596
     sky130_fd_sc_hd__a31oi_2       10
     sky130_fd_sc_hd__a32o_2       181
     sky130_fd_sc_hd__a32oi_2        3
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2       747
     sky130_fd_sc_hd__and2b_2      538
     sky130_fd_sc_hd__and3_2       648
     sky130_fd_sc_hd__and3b_2       89
     sky130_fd_sc_hd__and4_2       438
     sky130_fd_sc_hd__and4b_2       16
     sky130_fd_sc_hd__and4bb_2      48
     sky130_fd_sc_hd__buf_1       7488
     sky130_fd_sc_hd__buf_2         16
     sky130_fd_sc_hd__conb_1       206
     sky130_fd_sc_hd__dfxtp_2     5650
     sky130_fd_sc_hd__dlxtn_1      432
     sky130_fd_sc_hd__inv_2        345
     sky130_fd_sc_hd__mux2_2       412
     sky130_fd_sc_hd__mux4_2        56
     sky130_fd_sc_hd__nand2_2     1752
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2      634
     sky130_fd_sc_hd__nand3b_2      32
     sky130_fd_sc_hd__nand4_2      230
     sky130_fd_sc_hd__nand4b_2       3
     sky130_fd_sc_hd__nor2_2      1401
     sky130_fd_sc_hd__nor2b_2        8
     sky130_fd_sc_hd__nor3_2       114
     sky130_fd_sc_hd__nor3b_2       17
     sky130_fd_sc_hd__nor4_2        16
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o2111ai_2      4
     sky130_fd_sc_hd__o211a_2     3697
     sky130_fd_sc_hd__o211ai_2     125
     sky130_fd_sc_hd__o21a_2       342
     sky130_fd_sc_hd__o21ai_2      565
     sky130_fd_sc_hd__o21ba_2      194
     sky130_fd_sc_hd__o21bai_2     113
     sky130_fd_sc_hd__o221a_2      148
     sky130_fd_sc_hd__o22a_2        79
     sky130_fd_sc_hd__o22ai_2       11
     sky130_fd_sc_hd__o2bb2a_2      61
     sky130_fd_sc_hd__o2bb2ai_2      6
     sky130_fd_sc_hd__o311a_2       29
     sky130_fd_sc_hd__o31a_2        28
     sky130_fd_sc_hd__o31ai_2       15
     sky130_fd_sc_hd__o32a_2        27
     sky130_fd_sc_hd__o32ai_2        5
     sky130_fd_sc_hd__o41a_2         4
     sky130_fd_sc_hd__or2_2       4643
     sky130_fd_sc_hd__or2b_2       404
     sky130_fd_sc_hd__or3_2        323
     sky130_fd_sc_hd__or3b_2        52
     sky130_fd_sc_hd__or4_2         39
     sky130_fd_sc_hd__or4b_2        12
     sky130_fd_sc_hd__or4bb_2       15
     sky130_fd_sc_hd__xnor2_2     1888
     sky130_fd_sc_hd__xor2_2       671

   Chip area for module '\user_proj_example': 423707.619200

27. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 306 unique messages, 502 total
End of script. Logfile hash: c0284f4817, CPU: user 67.10s system 0.22s, MEM: 282.54 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 63% 2x abc (112 sec), 9% 27x opt_merge (16 sec), ...
[INFO]: Changing netlist from 0 to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.v
[INFO]: Incremented step index to 1.
[INFO]: Running Static Timing Analysis...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__inv_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__buf_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__mux2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a31oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o211a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a31o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a22oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21ba_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__xnor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21bai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a22o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21bo_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__xor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a211oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a211o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o211ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4bb_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2bb2a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4bb_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21boi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2bb2o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o22a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o31ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o22ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a41o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a221o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a221oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__mux4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o311a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2111o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o31a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o32ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o221a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a311oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o32a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a32o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a311o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2111oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2bb2ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a32oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2bb2oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2111a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2111ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o41a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dfxtp_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dlxtn_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__conb_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__buf_2 has no liberty cell.
set_units -time ns
create_clock -name wb_clk_i -period 40 {wb_clk_i }
set_timing_derate -early 0.9
set_timing_derate -late  1.1
set_clock_uncertainty  0.25 [get_clocks wb_clk_i]
set_clock_transition   0.15 [get_clocks wb_clk_i]
# --------------------------------- GLOABAL -------------------------------------------------------
# --------------------------------- PIN SPECIFIC VALUES----------------------------------------------------
# set input delay
set_input_delay -clock wb_clk_i 5  [get_ports wb_rst_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_stb_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_cyc_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_dat_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_adr_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_sel_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_we_i]
set_input_delay -clock wb_clk_i 5  [get_ports la_data_i*]
set_input_delay -clock wb_clk_i 5  [get_ports la_oenb*]
# set input driving cell
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wb_rst_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_stb_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_cyc_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_we_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_sel_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_dat_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_adr_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_oenb*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports io_in*]
# set input delay and driving cell for the external inputs of Mega Project Area
set_input_delay  -clock wb_clk_i                  5   [get_ports io_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8   [get_ports io_in*]
#set outputa  delays to the Caravel (by default calculated by RCX)
set_output_delay -clock wb_clk_i 5 [get_ports wbs_ack_o*]
set_output_delay -clock wb_clk_i 5 [get_ports wbs_dat_o*]
set_output_delay -clock wb_clk_i 5 [get_ports la_data_out*]
set_output_delay -clock wb_clk_i 5 [get_ports irq*]
# # outputs loads to the Caravel SoC
set_load 0.035 [get_ports wbs_ack_o*]
set_load 0.035 [get_ports wbs_dat_o*]
set_load 0.035 [get_ports la_data_out*]
set_load 0.035 [get_ports irq*]
# set outputs delay for the external outputs of Mega Project Area
set_output_delay -clock wb_clk_i   5 [get_ports io_out*]
set_output_delay -clock wb_clk_i   5 [get_ports io_oeb*]
# set load to the capacitance of "sky130_fd_sc_hd__mux2_1"
set_load 0.035 [get_ports io_out*]
set_load 0.035 [get_ports io_oeb*]
#
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _78284_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _78284_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _78284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _78284_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc3.fb0[4] (net)
                  0.05    0.00    0.32 ^ _71870_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _71870_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03257_ (net)
                  0.02    0.00    0.42 ^ _78284_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _78284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _78290_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _78290_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _78290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _78290_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc3.fb0[10] (net)
                  0.05    0.00    0.32 ^ _71886_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _71886_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03263_ (net)
                  0.02    0.00    0.42 ^ _78290_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _78290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _78285_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _78285_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _78285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _78285_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc3.fb0[5] (net)
                  0.05    0.00    0.32 ^ _71874_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _71874_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03258_ (net)
                  0.02    0.00    0.42 ^ _78285_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _78285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _74665_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74665_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74665_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 v _74665_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc7.filt.X1_maf[8] (net)
                  0.04    0.01    0.32 v _61350_/A1_N (sky130_fd_sc_hd__o2bb2ai_2)
                  0.02    0.09    0.42 v _61350_/Y (sky130_fd_sc_hd__o2bb2ai_2)
     1    0.00                           _05561_ (net)
                  0.02    0.00    0.42 v _74665_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74665_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _72956_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72956_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _72956_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _72956_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc4.fb0[8] (net)
                  0.05    0.00    0.33 ^ _56256_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _56256_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03958_ (net)
                  0.02    0.00    0.42 ^ _72956_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _72956_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.04    0.03    5.03 ^ wb_rst_i (in)
     5    0.02                           wb_rst_i (net)
                  0.04    0.00    5.03 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    5.06 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _06119_ (net)
                  0.02    0.00    5.06 v _36188_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    5.18 v _36188_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06120_ (net)
                  0.07    0.00    5.19 v _36189_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.15    5.33 v _36189_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06121_ (net)
                  0.07    0.00    5.34 v _36190_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.21    5.55 v _36190_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _06122_ (net)
                  0.04    0.00    5.55 v _36191_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.27    5.82 v _36191_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _06123_ (net)
                  0.04    0.00    5.82 v _36192_/C (sky130_fd_sc_hd__or3_2)
                  0.07    0.44    6.26 v _36192_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.26 v _36193_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.10    6.37 v _36193_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _01330_ (net)
                  0.02    0.00    6.37 v _76198_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.37   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.37   data arrival time
-----------------------------------------------------------------------------
                                 13.30   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76194_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.04    0.02    5.02 ^ wb_rst_i (in)
     5    0.02                           wb_rst_i (net)
                  0.04    0.00    5.02 ^ _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.17    5.19 ^ _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06130_ (net)
                  0.15    0.00    5.20 ^ _36205_/A (sky130_fd_sc_hd__buf_1)
                  0.18    0.22    5.41 ^ _36205_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06134_ (net)
                  0.18    0.00    5.42 ^ _36206_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.20    5.61 ^ _36206_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06135_ (net)
                  0.14    0.00    5.62 ^ _36207_/A (sky130_fd_sc_hd__buf_1)
                  0.29    0.30    5.92 ^ _36207_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _06136_ (net)
                  0.29    0.01    5.92 ^ _36208_/A (sky130_fd_sc_hd__nor3_2)
                  0.06    0.09    6.01 v _36208_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.00                           _01326_ (net)
                  0.06    0.00    6.02 v _76194_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.02   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76194_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.10   19.65   library setup time
                                 19.65   data required time
-----------------------------------------------------------------------------
                                 19.65   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                 13.64   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76193_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.04    0.02    5.02 ^ wb_rst_i (in)
     5    0.02                           wb_rst_i (net)
                  0.04    0.00    5.02 ^ _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.17    5.19 ^ _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06130_ (net)
                  0.15    0.00    5.20 ^ _36200_/A (sky130_fd_sc_hd__buf_1)
                  0.18    0.22    5.41 ^ _36200_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06131_ (net)
                  0.18    0.01    5.42 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.09    0.08    5.50 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.09    0.00    5.50 v _36209_/B (sky130_fd_sc_hd__and2b_2)
                  0.04    0.22    5.72 v _36209_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _06137_ (net)
                  0.04    0.00    5.73 v _36210_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09    5.81 v _36210_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _01325_ (net)
                  0.02    0.00    5.82 v _76193_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.82   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76193_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                 13.85   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76196_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     5    0.02                           wb_rst_i (net)
                  0.01    0.00    5.01 v _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    5.13 v _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06130_ (net)
                  0.07    0.00    5.14 v _36200_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    5.29 v _36200_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06131_ (net)
                  0.08    0.01    5.30 v _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.19    0.22    5.52 ^ _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.19    0.00    5.52 ^ _36202_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.21    5.73 ^ _36202_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _01328_ (net)
                  0.04    0.00    5.74 ^ _76196_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.74   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76196_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                 13.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76195_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     5    0.02                           wb_rst_i (net)
                  0.01    0.00    5.01 v _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    5.13 v _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06130_ (net)
                  0.07    0.00    5.14 v _36200_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    5.29 v _36200_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06131_ (net)
                  0.08    0.01    5.30 v _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.19    0.22    5.52 ^ _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.19    0.01    5.52 ^ _36203_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.06    0.09    5.61 v _36203_/Y (sky130_fd_sc_hd__o21ai_2)
     1    0.00                           _06133_ (net)
                  0.06    0.01    5.62 v _36204_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.07    0.10    5.72 ^ _36204_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _01327_ (net)
                  0.07    0.00    5.72 ^ _76195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   19.70   library setup time
                                 19.70   data required time
-----------------------------------------------------------------------------
                                 19.70   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                 13.98   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.04    0.03    5.03 ^ wb_rst_i (in)
     5    0.02                           wb_rst_i (net)
                  0.04    0.00    5.03 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    5.06 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _06119_ (net)
                  0.02    0.00    5.06 v _36188_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    5.18 v _36188_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06120_ (net)
                  0.07    0.00    5.19 v _36189_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.15    5.33 v _36189_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06121_ (net)
                  0.07    0.00    5.34 v _36190_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.21    5.55 v _36190_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _06122_ (net)
                  0.04    0.00    5.55 v _36191_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.27    5.82 v _36191_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _06123_ (net)
                  0.04    0.00    5.82 v _36192_/C (sky130_fd_sc_hd__or3_2)
                  0.07    0.44    6.26 v _36192_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.26 v _36193_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.10    6.37 v _36193_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _01330_ (net)
                  0.02    0.00    6.37 v _76198_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.37   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.37   data arrival time
-----------------------------------------------------------------------------
                                 13.30   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 13.30

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.18
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_76176_/GATE_N v
   8.09
_74820_/CLK ^
   0.00      0.00       8.09

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.24e-03   2.18e-04   5.03e-08   6.46e-03  75.1%
Combinational          1.42e-03   7.24e-04   1.12e-07   2.14e-03  24.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.66e-03   9.42e-04   1.62e-07   8.60e-03 100.0%
                          89.0%      11.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 423708 u^2 100% utilization.
area_report_end
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: Incremented step index to 2.
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
set_units -time ns
create_clock -name wb_clk_i -period 40 {wb_clk_i }
set_timing_derate -early 0.9
set_timing_derate -late  1.1
set_clock_uncertainty  0.25 [get_clocks wb_clk_i]
set_clock_transition   0.15 [get_clocks wb_clk_i]
# --------------------------------- GLOABAL -------------------------------------------------------
# --------------------------------- PIN SPECIFIC VALUES----------------------------------------------------
# set input delay
set_input_delay -clock wb_clk_i 5  [get_ports wb_rst_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_stb_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_cyc_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_dat_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_adr_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_sel_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_we_i]
set_input_delay -clock wb_clk_i 5  [get_ports la_data_i*]
set_input_delay -clock wb_clk_i 5  [get_ports la_oenb*]
# set input driving cell
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wb_rst_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_stb_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_cyc_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_we_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_sel_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_dat_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_adr_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_oenb*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports io_in*]
# set input delay and driving cell for the external inputs of Mega Project Area
set_input_delay  -clock wb_clk_i                  5   [get_ports io_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8   [get_ports io_in*]
#set outputa  delays to the Caravel (by default calculated by RCX)
set_output_delay -clock wb_clk_i 5 [get_ports wbs_ack_o*]
set_output_delay -clock wb_clk_i 5 [get_ports wbs_dat_o*]
set_output_delay -clock wb_clk_i 5 [get_ports la_data_out*]
set_output_delay -clock wb_clk_i 5 [get_ports irq*]
# # outputs loads to the Caravel SoC
set_load 0.035 [get_ports wbs_ack_o*]
set_load 0.035 [get_ports wbs_dat_o*]
set_load 0.035 [get_ports la_data_out*]
set_load 0.035 [get_ports irq*]
# set outputs delay for the external outputs of Mega Project Area
set_output_delay -clock wb_clk_i   5 [get_ports io_out*]
set_output_delay -clock wb_clk_i   5 [get_ports io_oeb*]
# set load to the capacitance of "sky130_fd_sc_hd__mux2_1"
set_load 0.035 [get_ports io_out*]
set_load 0.035 [get_ports io_oeb*]
#
[WARNING IFP-0028] Core area lower left (5.520, 10.880) snapped to (5.520, 10.880).
[INFO IFP-0001] Added 1131 rows of 5845 sites.
[INFO]: Core area width: 2688.96
[INFO]: Core area height: 3078.24
[INFO]: Final Vertical PDN Offset: 16.32
[INFO]: Final Horizontal PDN Offset: 16.65
[INFO]: Final Vertical PDN Pitch: 153.6
[INFO]: Final Horizontal PDN Pitch: 153.18
[INFO]: Changing layout from 0 to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def
[INFO]: Setting Core Dimensions...
[INFO]: Incremented step index to 3.
[INFO]: Running IO Placement...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 42509 components and 317553 component-terminals.
[INFO ODB-0133]     Created 42878 nets and 147311 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def
Top-level design name: user_proj_example
Warning: Some pins weren't matched by the config file
Those are: ['vccd1', 'vssd1']
Assigning random sides to the above pins
Block boundaries: 0 0 2700000 3100000
Writing /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def...
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def
[INFO]: Incremented step index to 4.
[INFO]: Running Tap/Decap Insertion...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 42509 components and 317553 component-terminals.
[INFO ODB-0133]     Created 42878 nets and 147311 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def
[WARNING TAP-0014] endcap_cpp option is deprecated.
[INFO TAP-0001] Found 0 macro blocks.
[INFO TAP-0002] Original rows: 1131
[INFO TAP-0003] Created 0 rows for a total of 1131 rows.
[INFO TAP-0004] Inserted 2262 endcaps.
[INFO TAP-0005] Inserted 117832 tapcells.
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def
[INFO]: Power planning the following nets
[INFO]: Power: vccd1
[INFO]: Ground: vssd1
[INFO]: Incremented step index to 5.
[INFO]: Generating PDN...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162603 components and 562265 component-terminals.
[INFO ODB-0133]     Created 42878 nets and 147311 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def
[INFO PDN-0016] Power Delivery Network Generator: Generating PDN
  config: /openlane/scripts/openroad/pdn_cfg.tcl
[INFO PDN-0008] Design name is user_proj_example.
[INFO PDN-0009] Reading technology data.
[INFO PDN-0011] ****** INFO ******
Type: stdcell, stdcell_grid
    Stdcell Rails
      Layer: met1  -  width: 0.480  pitch: 5.440 
    Straps
      Layer: met4  -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, CORE_macro_grid_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - stdcell_grid.
[INFO PDN-0015] Writing to database.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (845.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (1685.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (2525.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 572.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 988.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1409.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1830.600um).
[WARNING PSM-0030] VSRC location at (565.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (5.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (845.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (285.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2251.800um).
[WARNING PSM-0030] VSRC location at (565.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (5.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (845.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (285.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2673.000um).
[WARNING PSM-0030] VSRC location at (565.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2813.400um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2813.400um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 353274.
[INFO PSM-0064] Number of voltage sources = 70.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vssd1 is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (845.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (1685.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (2525.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 151.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 151.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 291.600um).
[WARNING PSM-0030] VSRC location at (1405.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 432.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 432.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 432.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 432.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 572.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 572.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 572.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 712.800um).
[WARNING PSM-0030] VSRC location at (1405.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 712.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 853.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 853.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 853.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 853.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 988.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 988.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 988.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 1128.600um).
[WARNING PSM-0030] VSRC location at (1405.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 1128.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 1269.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 1269.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 1269.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 1269.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 1409.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 1549.800um).
[WARNING PSM-0030] VSRC location at (1405.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 1549.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 1690.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 1690.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 1690.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 1690.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 1830.600um).
[WARNING PSM-0030] VSRC location at (565.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 1971.000um).
[WARNING PSM-0030] VSRC location at (1405.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 1971.000um).
[WARNING PSM-0030] VSRC location at (5.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 2111.400um).
[WARNING PSM-0030] VSRC location at (845.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 2111.400um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 2111.400um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 2111.400um).
[WARNING PSM-0030] VSRC location at (285.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 2251.800um).
[WARNING PSM-0030] VSRC location at (565.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 2392.200um).
[WARNING PSM-0030] VSRC location at (1405.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 2392.200um).
[WARNING PSM-0030] VSRC location at (5.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 2532.600um).
[WARNING PSM-0030] VSRC location at (845.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 2532.600um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 2532.600um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 2532.600um).
[WARNING PSM-0030] VSRC location at (285.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 2673.000um).
[WARNING PSM-0030] VSRC location at (565.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 2813.400um).
[WARNING PSM-0030] VSRC location at (1405.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 2813.400um).
[INFO PSM-0031] Number of PDN nodes on net vssd1 = 349307.
[INFO PSM-0064] Number of voltage sources = 70.
[INFO PSM-0040] All PDN stripes on net vssd1 are connected.
[INFO]: Setting RC values...
[INFO PSM-0002] Output voltage file is specified as: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.pga.rpt.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (845.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (1685.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (2525.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 572.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 988.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1409.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1830.600um).
[WARNING PSM-0030] VSRC location at (565.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (5.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (845.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (285.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2251.800um).
[WARNING PSM-0030] VSRC location at (565.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (5.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (845.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (285.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2673.000um).
[WARNING PSM-0030] VSRC location at (565.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2813.400um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2813.400um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 353274.
[WARNING PSM-0024] Instance _36187_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36188_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36189_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36190_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36191_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36192_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36193_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36194_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36195_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36196_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36197_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36198_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36199_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36200_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36201_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36202_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36203_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36204_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36205_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36206_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36207_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36208_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36209_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36210_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36211_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36212_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36213_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36214_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36215_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36216_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36217_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36218_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36219_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36220_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36221_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36222_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36223_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36224_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36225_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36226_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36227_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36228_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36229_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36230_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36231_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36232_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36233_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36234_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36235_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36236_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36237_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36238_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36239_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36240_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36241_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36242_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36243_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36244_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36245_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36246_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36247_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36248_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36249_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36250_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36251_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36252_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36253_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36254_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36255_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36256_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36257_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36258_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36259_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36260_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36261_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36262_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36263_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36264_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36265_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36266_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36267_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36268_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36269_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36270_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36271_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36272_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36273_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36274_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36275_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36276_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36277_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36278_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36279_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36280_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36281_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36282_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36283_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36284_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36285_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36286_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36287_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36288_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36289_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36290_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36291_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36292_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36293_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36294_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36295_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36296_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36297_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36298_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36299_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36300_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36301_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36302_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36303_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36304_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36305_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36306_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36307_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36308_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36309_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36310_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36311_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36312_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36313_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36314_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36315_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36316_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36317_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36318_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36319_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36320_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36321_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36322_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36323_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36324_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36325_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36326_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36327_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36328_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36329_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36330_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36331_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36332_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36333_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36334_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36335_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36336_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36337_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36338_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36339_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36340_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36341_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36342_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36343_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36344_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36345_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36346_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36347_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36348_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36349_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36350_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36351_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36352_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36353_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36354_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36355_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36356_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36357_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36358_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36359_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36360_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36361_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36362_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36363_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36364_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36365_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36366_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36367_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36368_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36369_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36370_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36371_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36372_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36373_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36374_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36375_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36376_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36377_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36378_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36379_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36380_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36381_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36382_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36383_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36384_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36385_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36386_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36387_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36388_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36389_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36390_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36391_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36392_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36393_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36394_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36395_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36396_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36397_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36398_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36399_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36400_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36401_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36402_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36403_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36404_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36405_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36406_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36407_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36408_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36409_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36410_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36411_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36412_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36413_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36414_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36415_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36416_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36417_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36418_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36419_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36420_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36421_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36422_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36423_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36424_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36425_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36426_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36427_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36428_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36429_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36430_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36431_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36432_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36433_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36434_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36435_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36436_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36437_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36438_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36439_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36440_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36441_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36442_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36443_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36444_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36445_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36446_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36447_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36448_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36449_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36450_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36451_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36452_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36453_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36454_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36455_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36456_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36457_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36458_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36459_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36460_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36461_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36462_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36463_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36464_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36465_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36466_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36467_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36468_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36469_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36470_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36471_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36472_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36473_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36474_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36475_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36476_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36477_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36478_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36479_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36480_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36481_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36482_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36483_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36484_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36485_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36486_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36487_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36488_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36489_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36490_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36491_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36492_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36493_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36494_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36495_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36496_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36497_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36498_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36499_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36500_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36501_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36502_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36503_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36504_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36505_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36506_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36507_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36508_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36509_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36510_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36511_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36512_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36513_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36514_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36515_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36516_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36517_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36518_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36519_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36520_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36521_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36522_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36523_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36524_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36525_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36526_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36527_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36528_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36529_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36530_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36531_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36532_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36533_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36534_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36535_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36536_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36537_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36538_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36539_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36540_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36541_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36542_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36543_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36544_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36545_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36546_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36547_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36548_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36549_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36550_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36551_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36552_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36553_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36554_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36555_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36556_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36557_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36558_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36559_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36560_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36561_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36562_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36563_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36564_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36565_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36566_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36567_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36568_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36569_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36570_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36571_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36572_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36573_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36574_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36575_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36576_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36577_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36578_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36579_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36580_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36581_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36582_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36583_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36584_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36585_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36586_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36587_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36588_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36589_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36590_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36591_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36592_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36593_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36594_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36595_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36596_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36597_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36598_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36599_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36600_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36601_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36602_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36603_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36604_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36605_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36606_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36607_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36608_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36609_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36610_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36611_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36612_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36613_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36614_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36615_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36616_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36617_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36618_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36619_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36620_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36621_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36622_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36623_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36624_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36625_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36626_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36627_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36628_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36629_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36630_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36631_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36632_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36633_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36634_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36635_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36636_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36637_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36638_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36639_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36640_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36641_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36642_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36643_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36644_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36645_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36646_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36647_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36648_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36649_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36650_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36651_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36652_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36653_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36654_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36655_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36656_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36657_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36658_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36659_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36660_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36661_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36662_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36663_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36664_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36665_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36666_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36667_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36668_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36669_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36670_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36671_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36672_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36673_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36674_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36675_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36676_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36677_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36678_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36679_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36680_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36681_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36682_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36683_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36684_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36685_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36686_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36687_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36688_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36689_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36690_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36691_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36692_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36693_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36694_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36695_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36696_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36697_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36698_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36699_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36700_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36701_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36702_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36703_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36704_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36705_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36706_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36707_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36708_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36709_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36710_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36711_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36712_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36713_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36714_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36715_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36716_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36717_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36718_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36719_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36720_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36721_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36722_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36723_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36724_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36725_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36726_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36727_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36728_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36729_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36730_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36731_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36732_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36733_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36734_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36735_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36736_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36737_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36738_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36739_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36740_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36741_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36742_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36743_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36744_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36745_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36746_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36747_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36748_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36749_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36750_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36751_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36752_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36753_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36754_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36755_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36756_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36757_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36758_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36759_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36760_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36761_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36762_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36763_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36764_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36765_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36766_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36767_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36768_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36769_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36770_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36771_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36772_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36773_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36774_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36775_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36776_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36777_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36778_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36779_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36780_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36781_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36782_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36783_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36784_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36785_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36786_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36787_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36788_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36789_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36790_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36791_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36792_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36793_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36794_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36795_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36796_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36797_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36798_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36799_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36800_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36801_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36802_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36803_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36804_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36805_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36806_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36807_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36808_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36809_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36810_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36811_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36812_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36813_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36814_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36815_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36816_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36817_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36818_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36819_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36820_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36821_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36822_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36823_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36824_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36825_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36826_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36827_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36828_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36829_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36830_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36831_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36832_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36833_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36834_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36835_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36836_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36837_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36838_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36839_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36840_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36841_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36842_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36843_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36844_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36845_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36846_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36847_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36848_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36849_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36850_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36851_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36852_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36853_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36854_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36855_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36856_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36857_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36858_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36859_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36860_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36861_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36862_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36863_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36864_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36865_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36866_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36867_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36868_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36869_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36870_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36871_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36872_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36873_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36874_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36875_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36876_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36877_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36878_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36879_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36880_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36881_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36882_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36883_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36884_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36885_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36886_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36887_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36888_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36889_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36890_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36891_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36892_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36893_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36894_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36895_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36896_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36897_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36898_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36899_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36900_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36901_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36902_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36903_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36904_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36905_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36906_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36907_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36908_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36909_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36910_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36911_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36912_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36913_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36914_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36915_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36916_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36917_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36918_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36919_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36920_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36921_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36922_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36923_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36924_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36925_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36926_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36927_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36928_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36929_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36930_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36931_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36932_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36933_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36934_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36935_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36936_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36937_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36938_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36939_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36940_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36941_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36942_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36943_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36944_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36945_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36946_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36947_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36948_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36949_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36950_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36951_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36952_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36953_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36954_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36955_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36956_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36957_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36958_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36959_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36960_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36961_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36962_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36963_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36964_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36965_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36966_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36967_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36968_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36969_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36970_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36971_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36972_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36973_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36974_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36975_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36976_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36977_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36978_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36979_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36980_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36981_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36982_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36983_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36984_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36985_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36986_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36987_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36988_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36989_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36990_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36991_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36992_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36993_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36994_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36995_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36996_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36997_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36998_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36999_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37000_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37001_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37002_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37003_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37004_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37005_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37006_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37007_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37008_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37009_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37010_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37011_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37012_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37013_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37014_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37015_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37016_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37017_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37018_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37019_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37020_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37021_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37022_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37023_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37024_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37025_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37026_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37027_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37028_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37029_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37030_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37031_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37032_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37033_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37034_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37035_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37036_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37037_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37038_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37039_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37040_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37041_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37042_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37043_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37044_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37045_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37046_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37047_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37048_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37049_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37050_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37051_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37052_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37053_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37054_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37055_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37056_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37057_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37058_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37059_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37060_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37061_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37062_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37063_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37064_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37065_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37066_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37067_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37068_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37069_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37070_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37071_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37072_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37073_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37074_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37075_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37076_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37077_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37078_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37079_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37080_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37081_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37082_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37083_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37084_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37085_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37086_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37087_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37088_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37089_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37090_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37091_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37092_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37093_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37094_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37095_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37096_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37097_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37098_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37099_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37100_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37101_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37102_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37103_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37104_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37105_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37106_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37107_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37108_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37109_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37110_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37111_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37112_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37113_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37114_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37115_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37116_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37117_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37118_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37119_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37120_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37121_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37122_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37123_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37124_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37125_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37126_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37127_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37128_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37129_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37130_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37131_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37132_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37133_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37134_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37135_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37136_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37137_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37138_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37139_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37140_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37141_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37142_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37143_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37144_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37145_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37146_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37147_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37148_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37149_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37150_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37151_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37152_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37153_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37154_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37155_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37156_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37157_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37158_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37159_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37160_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37161_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37162_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37163_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37164_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37165_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37166_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37167_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37168_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37169_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37170_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37171_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37172_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37173_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37174_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37175_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37176_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37177_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37178_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37179_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37180_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37181_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37182_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37183_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37184_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37185_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37186_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] message limit reached, this message will no longer print
[INFO PSM-0064] Number of voltage sources = 70.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
########## IR report #################
Worstcase voltage: 1.80e+00 V
Average IR drop  : 1.82e-10 V
Worstcase IR drop: 9.73e-07 V
######################################
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO]: Running Placement...
[INFO]: Incremented step index to 6.
[INFO]: Running Global Placement...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162603 components and 562265 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 414748 connections.
[INFO ODB-0133]     Created 42876 nets and 147311 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 2694220 3087200
[INFO GPL-0006] NumInstances: 162603
[INFO GPL-0007] NumPlaceInstances: 42509
[INFO GPL-0008] NumFixedInstances: 120094
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 42876
[INFO GPL-0011] NumPins: 147918
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2700000 3100000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 2694220 3087200
[INFO GPL-0016] CoreArea: 8271301584000
[INFO GPL-0017] NonPlaceInstsArea: 155922041600
[INFO GPL-0018] PlaceInstsArea: 423707619200
[INFO GPL-0019] Util(%): 5.22
[INFO GPL-0020] StdInstsArea: 423707619200
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00556479 HPWL: 936440240
[InitialPlace]  Iter: 2 CG Error: 0.00005794 HPWL: 569862264
[InitialPlace]  Iter: 3 CG Error: 0.00002079 HPWL: 547670570
[InitialPlace]  Iter: 4 CG Error: 0.00010682 HPWL: 529792614
[InitialPlace]  Iter: 5 CG Error: 0.00002560 HPWL: 521329891
[InitialPlace]  Iter: 6 CG Error: 0.00007517 HPWL: 519350639
[InitialPlace]  Iter: 7 CG Error: 0.00003763 HPWL: 512376486
[InitialPlace]  Iter: 8 CG Error: 0.00002276 HPWL: 509491566
[InitialPlace]  Iter: 9 CG Error: 0.00002385 HPWL: 506591193
[InitialPlace]  Iter: 10 CG Error: 0.00004237 HPWL: 507501516
[InitialPlace]  Iter: 11 CG Error: 0.00002611 HPWL: 504764328
[InitialPlace]  Iter: 12 CG Error: 0.00004955 HPWL: 505456415
[InitialPlace]  Iter: 13 CG Error: 0.00003714 HPWL: 504340149
[InitialPlace]  Iter: 14 CG Error: 0.00003139 HPWL: 504032551
[InitialPlace]  Iter: 15 CG Error: 0.00003303 HPWL: 502063353
[InitialPlace]  Iter: 16 CG Error: 0.00002500 HPWL: 501670028
[InitialPlace]  Iter: 17 CG Error: 0.00003825 HPWL: 500074420
[InitialPlace]  Iter: 18 CG Error: 0.00002510 HPWL: 499149456
[InitialPlace]  Iter: 19 CG Error: 0.00004484 HPWL: 497309039
[InitialPlace]  Iter: 20 CG Error: 0.00002334 HPWL: 496276609
[INFO GPL-0031] FillerInit: NumGCells: 208320
[INFO GPL-0032] FillerInit: NumGNets: 42876
[INFO GPL-0033] FillerInit: NumGPins: 147918
[INFO GPL-0023] TargetDensity: 0.25
[INFO GPL-0024] AveragePlaceInstArea: 9967480
[INFO GPL-0025] IdealBinArea: 39869920
[INFO GPL-0026] IdealBinCnt: 207457
[INFO GPL-0027] TotalBinArea: 8271301584000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 10503 12017
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.994819 HPWL: 265903184
[NesterovSolve] Iter: 10 overflow: 0.986482 HPWL: 424034418
[NesterovSolve] Iter: 20 overflow: 0.981996 HPWL: 500159713
[NesterovSolve] Iter: 30 overflow: 0.979768 HPWL: 553397859
[NesterovSolve] Iter: 40 overflow: 0.978047 HPWL: 596884347
[NesterovSolve] Iter: 50 overflow: 0.976313 HPWL: 628451092
[NesterovSolve] Iter: 60 overflow: 0.974575 HPWL: 649257831
[NesterovSolve] Iter: 70 overflow: 0.97286 HPWL: 661104223
[NesterovSolve] Iter: 80 overflow: 0.971662 HPWL: 665843297
[NesterovSolve] Iter: 90 overflow: 0.970878 HPWL: 664846058
[NesterovSolve] Iter: 100 overflow: 0.970346 HPWL: 658593517
[NesterovSolve] Iter: 110 overflow: 0.970494 HPWL: 647666317
[NesterovSolve] Iter: 120 overflow: 0.970298 HPWL: 633503850
[NesterovSolve] Iter: 130 overflow: 0.970595 HPWL: 618598005
[NesterovSolve] Iter: 140 overflow: 0.970781 HPWL: 605315032
[NesterovSolve] Iter: 150 overflow: 0.970841 HPWL: 595234897
[NesterovSolve] Iter: 160 overflow: 0.970996 HPWL: 589145987
[NesterovSolve] Iter: 170 overflow: 0.970396 HPWL: 587394749
[NesterovSolve] Iter: 180 overflow: 0.968903 HPWL: 590584239
[NesterovSolve] Iter: 190 overflow: 0.966045 HPWL: 601229181
[NesterovSolve] Iter: 200 overflow: 0.961084 HPWL: 622491135
[NesterovSolve] Iter: 210 overflow: 0.95239 HPWL: 658375331
[NesterovSolve] Iter: 220 overflow: 0.938651 HPWL: 713539540
[NesterovSolve] Iter: 230 overflow: 0.918093 HPWL: 792273412
[NesterovSolve] Iter: 240 overflow: 0.891248 HPWL: 900218774
[NesterovSolve] Iter: 250 overflow: 0.857748 HPWL: 1026339576
[NesterovSolve] Iter: 260 overflow: 0.829319 HPWL: 1160136815
[NesterovSolve] Iter: 270 overflow: 0.802731 HPWL: 1271134686
[NesterovSolve] Iter: 280 overflow: 0.768987 HPWL: 1378328740
[NesterovSolve] Iter: 290 overflow: 0.732689 HPWL: 1566961306
[NesterovSolve] Iter: 300 overflow: 0.705331 HPWL: 1705069727
[NesterovSolve] Iter: 310 overflow: 0.681348 HPWL: 1664311369
[NesterovSolve] Iter: 320 overflow: 0.638594 HPWL: 1870877759
[NesterovSolve] Iter: 330 overflow: 0.615803 HPWL: 1823831680
[NesterovSolve] Iter: 340 overflow: 0.581318 HPWL: 1862478599
[NesterovSolve] Iter: 350 overflow: 0.552576 HPWL: 1861170101
[NesterovSolve] Iter: 360 overflow: 0.514062 HPWL: 1900269134
[NesterovSolve] Iter: 370 overflow: 0.475349 HPWL: 1911872011
[NesterovSolve] Iter: 380 overflow: 0.438427 HPWL: 1903658822
[NesterovSolve] Iter: 390 overflow: 0.392157 HPWL: 1914797734
[NesterovSolve] Iter: 400 overflow: 0.348588 HPWL: 1922250038
[NesterovSolve] Iter: 410 overflow: 0.311333 HPWL: 1926342320
[NesterovSolve] Iter: 420 overflow: 0.274811 HPWL: 1931773911
[NesterovSolve] Iter: 430 overflow: 0.241016 HPWL: 1937691901
[NesterovSolve] Iter: 440 overflow: 0.210475 HPWL: 1943371389
[NesterovSolve] Iter: 450 overflow: 0.181871 HPWL: 1949993507
[NesterovSolve] Iter: 460 overflow: 0.155899 HPWL: 1955613486
[NesterovSolve] Iter: 470 overflow: 0.132622 HPWL: 1961238258
[NesterovSolve] Iter: 480 overflow: 0.113572 HPWL: 1966817634
[NesterovSolve] Finished with Overflow: 0.099642
[WARNING STA-0053] /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:12:43 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _76206_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76206_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _76206_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _76206_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc1.filt.X3_maf[2] (net)
                  0.04    0.00    0.32 ^ _65874_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.42 ^ _65874_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _01338_ (net)
                  0.03    0.00    0.42 ^ _76206_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _76206_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _77717_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _77717_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _77717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _77717_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc3.filt.X3_maf[8] (net)
                  0.04    0.00    0.32 ^ _70287_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.43 ^ _70287_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _02743_ (net)
                  0.03    0.00    0.43 ^ _77717_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _77717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _77816_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _77816_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _77816_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _77816_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc3.filt.X2_iir[14] (net)
                  0.04    0.00    0.32 ^ _70458_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.42 ^ _70458_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _02842_ (net)
                  0.03    0.00    0.42 ^ _77816_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _77816_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _77709_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _77709_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _77709_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _77709_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc3.filt.X3_maf[0] (net)
                  0.04    0.00    0.32 ^ _70274_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.42 ^ _70274_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _02735_ (net)
                  0.03    0.00    0.42 ^ _77709_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _77709_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _72477_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72477_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _72477_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _72477_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc4.filt.X2_iir[7] (net)
                  0.04    0.00    0.32 ^ _54579_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.42 ^ _54579_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _03532_ (net)
                  0.03    0.00    0.42 ^ _72477_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _72477_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.09    0.44   20.44 v _76198_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           mic.tmp2 (net)
                  0.09    0.00   20.44 v _54348_/A (sky130_fd_sc_hd__nor2_2)
                  4.13    3.10   23.54 ^ _54348_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.04                           io_out[0] (net)
                  4.21    0.52   24.06 ^ io_out[0] (out)
                                 24.06   data arrival time

                  0.15   40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -24.06   data arrival time
-----------------------------------------------------------------------------
                                 10.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76194_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.31    0.34    5.34 ^ wb_rst_i (in)
     5    0.23                           wb_rst_i (net)
                  0.42    0.00    5.34 ^ _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.37    0.40    5.73 ^ _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06130_ (net)
                  0.37    0.00    5.73 ^ _36205_/A (sky130_fd_sc_hd__buf_1)
                  0.69    0.63    6.37 ^ _36205_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _06134_ (net)
                  0.69    0.00    6.37 ^ _36206_/A (sky130_fd_sc_hd__buf_1)
                  1.20    1.04    7.41 ^ _36206_/X (sky130_fd_sc_hd__buf_1)
     5    0.10                           _06135_ (net)
                  1.20    0.02    7.43 ^ _36207_/A (sky130_fd_sc_hd__buf_1)
                  1.15    1.01    8.43 ^ _36207_/X (sky130_fd_sc_hd__buf_1)
     5    0.10                           _06136_ (net)
                  1.15    0.00    8.43 ^ _36208_/A (sky130_fd_sc_hd__nor3_2)
                  0.15    0.11    8.54 v _36208_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.00                           _01326_ (net)
                  0.15    0.00    8.54 v _76194_/D (sky130_fd_sc_hd__dfxtp_2)
                                  8.54   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76194_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   19.62   library setup time
                                 19.62   data required time
-----------------------------------------------------------------------------
                                 19.62   data required time
                                 -8.54   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.31    0.34    5.34 ^ wb_rst_i (in)
     5    0.23                           wb_rst_i (net)
                  0.42    0.00    5.34 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.06    5.40 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _06119_ (net)
                  0.07    0.00    5.40 v _36188_/A (sky130_fd_sc_hd__buf_1)
                  0.73    0.66    6.06 v _36188_/X (sky130_fd_sc_hd__buf_1)
     5    0.13                           _06120_ (net)
                  0.73    0.03    6.09 v _36189_/A (sky130_fd_sc_hd__buf_1)
                  0.23    0.47    6.56 v _36189_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _06121_ (net)
                  0.23    0.00    6.56 v _36190_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.30    6.86 v _36190_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _06122_ (net)
                  0.04    0.00    6.86 v _36191_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.27    7.13 v _36191_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _06123_ (net)
                  0.05    0.00    7.13 v _36192_/C (sky130_fd_sc_hd__or3_2)
                  0.08    0.45    7.58 v _36192_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _06124_ (net)
                  0.08    0.00    7.58 v _36193_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.12    7.70 v _36193_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _01330_ (net)
                  0.03    0.00    7.70 v _76198_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.70   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 11.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76193_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.31    0.34    5.34 ^ wb_rst_i (in)
     5    0.23                           wb_rst_i (net)
                  0.42    0.00    5.34 ^ _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.37    0.40    5.73 ^ _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06130_ (net)
                  0.37    0.00    5.73 ^ _36200_/A (sky130_fd_sc_hd__buf_1)
                  1.06    0.92    6.65 ^ _36200_/X (sky130_fd_sc_hd__buf_1)
     5    0.09                           _06131_ (net)
                  1.07    0.01    6.67 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.20    0.13    6.80 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.20    0.00    6.80 v _36209_/B (sky130_fd_sc_hd__and2b_2)
                  0.03    0.28    7.09 v _36209_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _06137_ (net)
                  0.03    0.00    7.09 v _36210_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.09    7.18 v _36210_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _01325_ (net)
                  0.03    0.00    7.18 v _76193_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.18   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76193_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                 12.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76196_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.31    0.34    5.34 ^ wb_rst_i (in)
     5    0.23                           wb_rst_i (net)
                  0.42    0.00    5.34 ^ _36199_/A (sky130_fd_sc_hd__buf_1)
                  0.37    0.40    5.73 ^ _36199_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06130_ (net)
                  0.37    0.00    5.73 ^ _36200_/A (sky130_fd_sc_hd__buf_1)
                  1.06    0.92    6.65 ^ _36200_/X (sky130_fd_sc_hd__buf_1)
     5    0.09                           _06131_ (net)
                  1.07    0.01    6.67 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.20    0.13    6.80 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.20    0.00    6.80 v _36202_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.20    7.00 v _36202_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _01328_ (net)
                  0.04    0.00    7.00 v _76196_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.00   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76196_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -7.00   data arrival time
-----------------------------------------------------------------------------
                                 12.66   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.09    0.44   20.44 v _76198_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           mic.tmp2 (net)
                  0.09    0.00   20.44 v _54348_/A (sky130_fd_sc_hd__nor2_2)
                  4.13    3.10   23.54 ^ _54348_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.04                           io_out[0] (net)
                  4.21    0.52   24.06 ^ io_out[0] (out)
                                 24.06   data arrival time

                  0.15   40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -24.06   data arrival time
-----------------------------------------------------------------------------
                                 10.69   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_54348_/Y                               1.50    4.13   -2.63 (VIOLATED)
_70580_/C                               1.50    4.11   -2.61 (VIOLATED)
_66177_/C                               1.50    4.11   -2.61 (VIOLATED)
_57174_/C                               1.50    4.11   -2.61 (VIOLATED)
_54454_/A                               1.50    4.11   -2.61 (VIOLATED)
_59390_/C                               1.50    4.10   -2.60 (VIOLATED)
_54453_/X                               1.51    4.10   -2.60 (VIOLATED)
_63453_/A                               1.50    3.73   -2.23 (VIOLATED)
_61257_/A                               1.50    3.73   -2.23 (VIOLATED)
_72337_/A                               1.50    3.73   -2.23 (VIOLATED)
_70237_/A                               1.50    3.73   -2.23 (VIOLATED)
_68055_/A                               1.50    3.73   -2.23 (VIOLATED)
_61256_/X                               1.51    3.73   -2.23 (VIOLATED)
_68207_/A                               1.50    3.16   -1.66 (VIOLATED)
_66079_/A                               1.50    3.16   -1.66 (VIOLATED)
_65987_/A                               1.50    3.16   -1.66 (VIOLATED)
_61504_/A                               1.50    3.16   -1.66 (VIOLATED)
_63606_/A                               1.50    3.16   -1.66 (VIOLATED)
_61503_/X                               1.51    3.16   -1.65 (VIOLATED)
_68049_/A                               1.50    2.98   -1.48 (VIOLATED)
_54434_/A                               1.50    2.98   -1.48 (VIOLATED)
_56675_/A                               1.50    2.98   -1.48 (VIOLATED)
_56887_/A                               1.50    2.98   -1.48 (VIOLATED)
_57168_/A                               1.50    2.98   -1.48 (VIOLATED)
_54433_/X                               1.51    2.98   -1.47 (VIOLATED)
_63450_/A_N                             1.50    2.86   -1.36 (VIOLATED)
_61253_/A_N                             1.50    2.86   -1.36 (VIOLATED)
_61144_/A                               1.50    2.85   -1.35 (VIOLATED)
_54448_/A                               1.50    2.85   -1.35 (VIOLATED)
_63705_/A                               1.50    2.85   -1.35 (VIOLATED)
_62878_/A                               1.50    2.85   -1.35 (VIOLATED)
_54447_/X                               1.51    2.85   -1.35 (VIOLATED)
_60664_/A                               1.50    2.85   -1.35 (VIOLATED)
_65133_/A                               1.50    2.85   -1.35 (VIOLATED)
_67454_/A                               1.50    2.85   -1.35 (VIOLATED)
_69676_/A                               1.50    2.85   -1.35 (VIOLATED)
_60662_/X                               1.51    2.85   -1.34 (VIOLATED)
_59295_/A                               1.50    2.83   -1.33 (VIOLATED)
_61410_/A                               1.50    2.82   -1.32 (VIOLATED)
_61506_/A                               1.50    2.82   -1.32 (VIOLATED)
_65989_/A                               1.50    2.82   -1.32 (VIOLATED)
_63608_/A                               1.50    2.82   -1.32 (VIOLATED)
_59294_/X                               1.51    2.82   -1.32 (VIOLATED)
_63288_/A0                              1.50    2.74   -1.24 (VIOLATED)
_61090_/A0                              1.50    2.74   -1.24 (VIOLATED)
_65543_/A0                              1.50    2.73   -1.23 (VIOLATED)
_67869_/A0                              1.50    2.73   -1.23 (VIOLATED)
_70078_/A0                              1.50    2.73   -1.23 (VIOLATED)
_61089_/X                               1.51    2.73   -1.23 (VIOLATED)
_61088_/A1                              1.50    2.61   -1.11 (VIOLATED)
_63287_/A1                              1.50    2.61   -1.11 (VIOLATED)
_56634_/A1                              1.50    2.60   -1.10 (VIOLATED)
_58876_/A1                              1.50    2.60   -1.10 (VIOLATED)
_65541_/A1                              1.50    2.60   -1.10 (VIOLATED)
_56632_/X                               1.51    2.60   -1.10 (VIOLATED)
_61086_/A1                              1.50    2.57   -1.07 (VIOLATED)
_63285_/A1                              1.50    2.57   -1.07 (VIOLATED)
_56630_/A1                              1.50    2.57   -1.07 (VIOLATED)
_58874_/A1                              1.50    2.57   -1.07 (VIOLATED)
_65539_/A1                              1.50    2.57   -1.07 (VIOLATED)
_62867_/A                               1.50    2.57   -1.07 (VIOLATED)
_60653_/A                               1.50    2.57   -1.07 (VIOLATED)
_67445_/A                               1.50    2.57   -1.07 (VIOLATED)
_65124_/A                               1.50    2.57   -1.07 (VIOLATED)
_56627_/X                               1.51    2.57   -1.07 (VIOLATED)
_69666_/A                               1.50    2.56   -1.06 (VIOLATED)
_60652_/X                               1.51    2.56   -1.06 (VIOLATED)
_57143_/A                               1.50    2.51   -1.01 (VIOLATED)
_59286_/A                               1.50    2.51   -1.01 (VIOLATED)
_54408_/A                               1.50    2.51   -1.01 (VIOLATED)
_56862_/A                               1.50    2.51   -1.01 (VIOLATED)
_61469_/A                               1.50    2.51   -1.01 (VIOLATED)
_54407_/X                               1.51    2.51   -1.01 (VIOLATED)
_60648_/A                               1.50    2.39   -0.89 (VIOLATED)
_62863_/A                               1.50    2.39   -0.89 (VIOLATED)
_67441_/A                               1.50    2.38   -0.88 (VIOLATED)
_59835_/A                               1.50    2.38   -0.88 (VIOLATED)
_60430_/A                               1.50    2.38   -0.88 (VIOLATED)
_65118_/A                               1.50    2.38   -0.88 (VIOLATED)
_61078_/A                               1.50    2.38   -0.88 (VIOLATED)
_59071_/A                               1.50    2.38   -0.88 (VIOLATED)
_59068_/A                               1.50    2.38   -0.88 (VIOLATED)
_69662_/A                               1.50    2.38   -0.88 (VIOLATED)
_59066_/X                               1.51    2.38   -0.87 (VIOLATED)
_60647_/X                               1.51    2.38   -0.87 (VIOLATED)
_63801_/B                               1.50    2.33   -0.83 (VIOLATED)
_70316_/A                               1.50    2.33   -0.83 (VIOLATED)
_68403_/C                               1.50    2.33   -0.83 (VIOLATED)
_54712_/C                               1.50    2.32   -0.82 (VIOLATED)
_54393_/A                               1.50    2.32   -0.82 (VIOLATED)
_54392_/X                               1.51    2.32   -0.82 (VIOLATED)
_63500_/A                               1.50    2.27   -0.77 (VIOLATED)
_63493_/A                               1.50    2.27   -0.77 (VIOLATED)
_63508_/A                               1.50    2.27   -0.77 (VIOLATED)
_61598_/A                               1.50    2.27   -0.77 (VIOLATED)
_61591_/A                               1.50    2.26   -0.76 (VIOLATED)
_61590_/X                               1.51    2.26   -0.76 (VIOLATED)
_61585_/A                               1.50    2.23   -0.73 (VIOLATED)
_61578_/A                               1.50    2.23   -0.73 (VIOLATED)
_61593_/A                               1.50    2.23   -0.73 (VIOLATED)
_61600_/A                               1.50    2.23   -0.73 (VIOLATED)
_63495_/A                               1.50    2.23   -0.73 (VIOLATED)
_61577_/X                               1.51    2.23   -0.72 (VIOLATED)
_54333_/Y                               1.49    2.19   -0.71 (VIOLATED)
_61599_/B1                              1.50    2.20   -0.70 (VIOLATED)
_61601_/B1                              1.50    2.20   -0.70 (VIOLATED)
_63490_/B1                              1.50    2.20   -0.70 (VIOLATED)
_63491_/B1                              1.50    2.20   -0.70 (VIOLATED)
_63492_/B1                              1.50    2.20   -0.70 (VIOLATED)
_62869_/A                               1.50    2.20   -0.70 (VIOLATED)
_60655_/A                               1.50    2.20   -0.70 (VIOLATED)
_67447_/A                               1.50    2.20   -0.70 (VIOLATED)
_58450_/A                               1.50    2.20   -0.70 (VIOLATED)
_65126_/A                               1.50    2.20   -0.70 (VIOLATED)
_65747_/B                               1.50    2.20   -0.70 (VIOLATED)
_65796_/A                               1.50    2.20   -0.70 (VIOLATED)
_54346_/A                               1.50    2.20   -0.70 (VIOLATED)
_54334_/A                               1.50    2.20   -0.70 (VIOLATED)
_61598_/X                               1.51    2.20   -0.69 (VIOLATED)
_58449_/X                               1.51    2.20   -0.69 (VIOLATED)
_63494_/A2                              1.50    2.16   -0.66 (VIOLATED)
_63491_/A2                              1.50    2.16   -0.66 (VIOLATED)
_63492_/A2                              1.50    2.16   -0.66 (VIOLATED)
_63490_/A2                              1.50    2.16   -0.66 (VIOLATED)
_61601_/A2                              1.50    2.16   -0.66 (VIOLATED)
_61600_/X                               1.51    2.16   -0.65 (VIOLATED)
_62181_/A                               1.50    2.14   -0.64 (VIOLATED)
_60143_/A                               1.50    2.14   -0.64 (VIOLATED)
_59797_/A                               1.50    2.14   -0.64 (VIOLATED)
_60730_/A                               1.50    2.14   -0.64 (VIOLATED)
_61419_/A                               1.50    2.14   -0.64 (VIOLATED)
_65785_/B                               1.50    2.14   -0.64 (VIOLATED)
_65787_/B                               1.50    2.14   -0.64 (VIOLATED)
_65588_/B                               1.50    2.14   -0.64 (VIOLATED)
_65590_/B                               1.50    2.14   -0.64 (VIOLATED)
_65592_/B                               1.50    2.14   -0.64 (VIOLATED)
_59796_/X                               1.51    2.14   -0.64 (VIOLATED)
_65587_/X                               1.51    2.14   -0.63 (VIOLATED)
_69873_/A                               1.50    2.13   -0.63 (VIOLATED)
_67665_/A                               1.50    2.13   -0.63 (VIOLATED)
_63079_/A                               1.50    2.13   -0.63 (VIOLATED)
_60883_/A                               1.50    2.13   -0.63 (VIOLATED)
_65344_/A                               1.50    2.13   -0.63 (VIOLATED)
_60882_/X                               1.51    2.13   -0.62 (VIOLATED)
_56127_/A                               1.50    2.10   -0.60 (VIOLATED)
_67604_/A                               1.50    2.10   -0.60 (VIOLATED)
_58910_/B                               1.50    2.10   -0.60 (VIOLATED)
_58912_/B                               1.50    2.10   -0.60 (VIOLATED)
_67840_/A                               1.50    2.10   -0.60 (VIOLATED)
_70003_/A                               1.50    2.10   -0.60 (VIOLATED)
_58457_/A                               1.50    2.10   -0.60 (VIOLATED)
_56682_/B                               1.50    2.10   -0.60 (VIOLATED)
_56684_/B                               1.50    2.10   -0.60 (VIOLATED)
_56686_/B                               1.50    2.10   -0.60 (VIOLATED)
_56125_/X                               1.51    2.10   -0.60 (VIOLATED)
_56681_/X                               1.51    2.10   -0.59 (VIOLATED)
_72175_/A1                              1.50    2.09   -0.59 (VIOLATED)
_70069_/A1                              1.50    2.09   -0.59 (VIOLATED)
_67860_/A1                              1.50    2.09   -0.59 (VIOLATED)
_56623_/A1                              1.50    2.09   -0.59 (VIOLATED)
_56291_/A1                              1.50    2.09   -0.59 (VIOLATED)
_56279_/X                               1.51    2.09   -0.58 (VIOLATED)
_58629_/A                               1.50    2.08   -0.58 (VIOLATED)
_58464_/A                               1.50    2.08   -0.58 (VIOLATED)
_58199_/A                               1.50    2.08   -0.58 (VIOLATED)
_65108_/A                               1.50    2.08   -0.58 (VIOLATED)
_64917_/A                               1.50    2.08   -0.58 (VIOLATED)
_64874_/A                               1.50    2.08   -0.58 (VIOLATED)
_64887_/A                               1.50    2.08   -0.58 (VIOLATED)
_64901_/A                               1.50    2.08   -0.58 (VIOLATED)
_58131_/A                               1.50    2.07   -0.57 (VIOLATED)
_58063_/A                               1.50    2.07   -0.57 (VIOLATED)
_64873_/X                               1.51    2.08   -0.57 (VIOLATED)
_58062_/X                               1.51    2.07   -0.56 (VIOLATED)
_63033_/A                               1.50    2.06   -0.56 (VIOLATED)
_60834_/A                               1.50    2.06   -0.56 (VIOLATED)
_58619_/A                               1.50    2.06   -0.56 (VIOLATED)
_56365_/A                               1.50    2.06   -0.56 (VIOLATED)
_71688_/B1                              1.50    2.06   -0.56 (VIOLATED)
_67846_/A                               1.50    2.06   -0.56 (VIOLATED)
_67610_/A                               1.50    2.06   -0.56 (VIOLATED)
_70009_/A                               1.50    2.06   -0.56 (VIOLATED)
_65335_/A                               1.50    2.06   -0.56 (VIOLATED)
_63123_/A                               1.50    2.06   -0.56 (VIOLATED)
_56364_/X                               1.51    2.06   -0.56 (VIOLATED)
_62865_/A                               1.50    2.06   -0.56 (VIOLATED)
_60650_/A                               1.50    2.06   -0.56 (VIOLATED)
_67866_/A1                              1.50    2.06   -0.56 (VIOLATED)
_70075_/A1                              1.50    2.06   -0.56 (VIOLATED)
_72180_/A1                              1.50    2.06   -0.56 (VIOLATED)
_56376_/A1                              1.50    2.06   -0.56 (VIOLATED)
_56300_/A1                              1.50    2.06   -0.56 (VIOLATED)
_58444_/A                               1.50    2.06   -0.56 (VIOLATED)
_67443_/A                               1.50    2.06   -0.56 (VIOLATED)
_65120_/A                               1.50    2.06   -0.56 (VIOLATED)
_63122_/X                               1.51    2.06   -0.55 (VIOLATED)
_63515_/A                               1.50    2.05   -0.55 (VIOLATED)
_63554_/A                               1.50    2.05   -0.55 (VIOLATED)
_56298_/X                               1.51    2.06   -0.55 (VIOLATED)
_58443_/X                               1.51    2.06   -0.55 (VIOLATED)
_61470_/A                               1.50    2.05   -0.55 (VIOLATED)
_61553_/A                               1.50    2.05   -0.55 (VIOLATED)
_61590_/A                               1.50    2.05   -0.55 (VIOLATED)
_61469_/X                               1.51    2.05   -0.54 (VIOLATED)
_62861_/A                               1.50    2.04   -0.54 (VIOLATED)
_60644_/A                               1.50    2.04   -0.54 (VIOLATED)
_58439_/A                               1.50    2.04   -0.54 (VIOLATED)
_67438_/A                               1.50    2.04   -0.54 (VIOLATED)
_65116_/A                               1.50    2.04   -0.54 (VIOLATED)
_58437_/X                               1.51    2.04   -0.53 (VIOLATED)
_60636_/A                               1.50    2.02   -0.52 (VIOLATED)
_62851_/A                               1.50    2.02   -0.52 (VIOLATED)
_56094_/A                               1.50    2.02   -0.52 (VIOLATED)
_58429_/A                               1.50    2.02   -0.52 (VIOLATED)
_71910_/A                               1.50    2.02   -0.52 (VIOLATED)
_70234_/A_N                             1.50    2.02   -0.52 (VIOLATED)
_72334_/A_N                             1.50    2.02   -0.52 (VIOLATED)
_65707_/A                               1.50    2.02   -0.52 (VIOLATED)
_68052_/A_N                             1.50    2.02   -0.52 (VIOLATED)
_54508_/A                               1.50    2.02   -0.52 (VIOLATED)
_56093_/X                               1.51    2.02   -0.52 (VIOLATED)
_67519_/A                               1.50    2.01   -0.51 (VIOLATED)
_69736_/A                               1.50    2.01   -0.51 (VIOLATED)
_71855_/A                               1.50    2.01   -0.51 (VIOLATED)
_62939_/A                               1.50    2.01   -0.51 (VIOLATED)
_65197_/A                               1.50    2.01   -0.51 (VIOLATED)
_54507_/X                               1.51    2.02   -0.51 (VIOLATED)
_72379_/A                               1.50    2.01   -0.51 (VIOLATED)
_72372_/A                               1.50    2.01   -0.51 (VIOLATED)
_62938_/X                               1.51    2.01   -0.51 (VIOLATED)
_70559_/A                               1.50    2.00   -0.50 (VIOLATED)
_70566_/A                               1.50    2.00   -0.50 (VIOLATED)
_70573_/A                               1.50    2.00   -0.50 (VIOLATED)
_70558_/X                               1.51    2.00   -0.50 (VIOLATED)
_43202_/C                               1.50    1.98   -0.48 (VIOLATED)
_43204_/B                               1.50    1.98   -0.48 (VIOLATED)
_42970_/A1                              1.50    1.98   -0.48 (VIOLATED)
_43199_/B1                              1.50    1.98   -0.48 (VIOLATED)
_42412_/A                               1.50    1.98   -0.48 (VIOLATED)
_64309_/A                               1.50    1.98   -0.48 (VIOLATED)
_64906_/A                               1.50    1.98   -0.48 (VIOLATED)
_56115_/A                               1.50    1.98   -0.48 (VIOLATED)
_67593_/A                               1.50    1.98   -0.48 (VIOLATED)
_63301_/A                               1.50    1.98   -0.48 (VIOLATED)
_67829_/A                               1.50    1.98   -0.48 (VIOLATED)
_58446_/A                               1.50    1.98   -0.48 (VIOLATED)
_65531_/A                               1.50    1.98   -0.48 (VIOLATED)
_65536_/A                               1.50    1.98   -0.48 (VIOLATED)
_69992_/A                               1.50    1.98   -0.48 (VIOLATED)
_42332_/X                               1.51    1.98   -0.48 (VIOLATED)
_67849_/A                               1.50    1.97   -0.47 (VIOLATED)
_67613_/A                               1.50    1.97   -0.47 (VIOLATED)
_70012_/A                               1.50    1.97   -0.47 (VIOLATED)
_65338_/A                               1.50    1.97   -0.47 (VIOLATED)
_63127_/A                               1.50    1.97   -0.47 (VIOLATED)
_70333_/B1                              1.50    1.97   -0.47 (VIOLATED)
_70337_/B1                              1.50    1.97   -0.47 (VIOLATED)
_68152_/B1                              1.50    1.97   -0.47 (VIOLATED)
_56114_/X                               1.51    1.98   -0.47 (VIOLATED)
_63298_/X                               1.51    1.98   -0.47 (VIOLATED)
_65930_/B1                              1.50    1.97   -0.47 (VIOLATED)
_63126_/X                               1.51    1.97   -0.47 (VIOLATED)
_54401_/A2                              1.50    1.97   -0.47 (VIOLATED)
_63277_/A0                              1.50    1.96   -0.46 (VIOLATED)
_61077_/A0                              1.50    1.96   -0.46 (VIOLATED)
_58764_/A                               1.50    1.96   -0.46 (VIOLATED)
_56278_/A                               1.50    1.96   -0.46 (VIOLATED)
_58866_/A0                              1.50    1.96   -0.46 (VIOLATED)
_54395_/X                               1.51    1.97   -0.46 (VIOLATED)
_62849_/A                               1.50    1.96   -0.46 (VIOLATED)
_58427_/A                               1.50    1.96   -0.46 (VIOLATED)
_60634_/A                               1.50    1.96   -0.46 (VIOLATED)
_65105_/A                               1.50    1.96   -0.46 (VIOLATED)
_67428_/A                               1.50    1.96   -0.46 (VIOLATED)
_56277_/X                               1.51    1.96   -0.46 (VIOLATED)
_60618_/A                               1.50    1.96   -0.46 (VIOLATED)
_62806_/A                               1.50    1.96   -0.46 (VIOLATED)
_65033_/A                               1.50    1.95   -0.45 (VIOLATED)
_65082_/A                               1.50    1.95   -0.45 (VIOLATED)
_67373_/A                               1.50    1.95   -0.45 (VIOLATED)
_69920_/A                               1.50    1.95   -0.45 (VIOLATED)
_67711_/A                               1.50    1.95   -0.45 (VIOLATED)
_55826_/B1                              1.50    1.95   -0.45 (VIOLATED)
_58426_/X                               1.51    1.96   -0.45 (VIOLATED)
_72040_/A                               1.50    1.95   -0.45 (VIOLATED)
_58251_/B1                              1.50    1.95   -0.45 (VIOLATED)
_62847_/A                               1.50    1.95   -0.45 (VIOLATED)
_60631_/A                               1.50    1.95   -0.45 (VIOLATED)
_58424_/A                               1.50    1.95   -0.45 (VIOLATED)
_67425_/A                               1.50    1.95   -0.45 (VIOLATED)
_65103_/A                               1.50    1.95   -0.45 (VIOLATED)
_60617_/X                               1.51    1.95   -0.45 (VIOLATED)
_61103_/A                               1.50    1.95   -0.45 (VIOLATED)
_63303_/A                               1.50    1.95   -0.45 (VIOLATED)
_55825_/X                               1.51    1.95   -0.45 (VIOLATED)
_67882_/A                               1.50    1.95   -0.45 (VIOLATED)
_70090_/A                               1.50    1.95   -0.45 (VIOLATED)
_65556_/A                               1.50    1.95   -0.45 (VIOLATED)
_58418_/X                               1.51    1.95   -0.44 (VIOLATED)
_61102_/X                               1.51    1.95   -0.44 (VIOLATED)
_63746_/A                               1.50    1.93   -0.43 (VIOLATED)
_63665_/A                               1.50    1.93   -0.43 (VIOLATED)
_63783_/A                               1.50    1.93   -0.43 (VIOLATED)
_59144_/B1                              1.50    1.92   -0.42 (VIOLATED)
_65931_/A                               1.50    1.92   -0.42 (VIOLATED)
_65891_/A                               1.50    1.92   -0.42 (VIOLATED)
_61350_/A2_N                            1.50    1.92   -0.42 (VIOLATED)
_62989_/A                               1.50    1.92   -0.42 (VIOLATED)
_54457_/B1                              1.50    1.92   -0.42 (VIOLATED)
_60785_/A                               1.50    1.92   -0.42 (VIOLATED)
_58575_/A                               1.50    1.92   -0.42 (VIOLATED)
_56283_/A                               1.50    1.92   -0.42 (VIOLATED)
_65245_/A                               1.50    1.92   -0.42 (VIOLATED)
_58890_/A                               1.50    1.92   -0.42 (VIOLATED)
_61105_/A                               1.50    1.92   -0.42 (VIOLATED)
_63305_/A                               1.50    1.92   -0.42 (VIOLATED)
_65558_/A                               1.50    1.92   -0.42 (VIOLATED)
_56654_/A                               1.50    1.92   -0.42 (VIOLATED)
_65926_/B1                              1.50    1.92   -0.42 (VIOLATED)
_65929_/B1                              1.50    1.92   -0.42 (VIOLATED)
_63664_/X                               1.51    1.92   -0.42 (VIOLATED)
_56097_/A                               1.50    1.91   -0.41 (VIOLATED)
_69793_/A                               1.50    1.91   -0.41 (VIOLATED)
_70030_/A                               1.50    1.91   -0.41 (VIOLATED)
_60638_/A                               1.50    1.91   -0.41 (VIOLATED)
_58431_/A                               1.50    1.91   -0.41 (VIOLATED)
_56653_/X                               1.51    1.92   -0.41 (VIOLATED)
_56281_/X                               1.51    1.92   -0.41 (VIOLATED)
_58862_/A                               1.50    1.91   -0.41 (VIOLATED)
_59047_/A                               1.50    1.91   -0.41 (VIOLATED)
_59066_/A                               1.50    1.91   -0.41 (VIOLATED)
_61080_/A                               1.50    1.91   -0.41 (VIOLATED)
_56837_/A                               1.50    1.91   -0.41 (VIOLATED)
_72182_/A1                              1.50    1.91   -0.41 (VIOLATED)
_70077_/A1                              1.50    1.91   -0.41 (VIOLATED)
_67868_/A1                              1.50    1.91   -0.41 (VIOLATED)
_56378_/A1                              1.50    1.91   -0.41 (VIOLATED)
_56304_/A1                              1.50    1.91   -0.41 (VIOLATED)
_54456_/X                               1.51    1.92   -0.41 (VIOLATED)
_67466_/A                               1.50    1.91   -0.41 (VIOLATED)
_67564_/A                               1.50    1.91   -0.41 (VIOLATED)
_69685_/A                               1.50    1.91   -0.41 (VIOLATED)
_65242_/A                               1.50    1.91   -0.41 (VIOLATED)
_65143_/A                               1.50    1.91   -0.41 (VIOLATED)
_56096_/X                               1.51    1.91   -0.41 (VIOLATED)
_56836_/X                               1.51    1.91   -0.41 (VIOLATED)
_56302_/X                               1.51    1.91   -0.41 (VIOLATED)
_65142_/X                               1.51    1.91   -0.41 (VIOLATED)
_62856_/A                               1.50    1.89   -0.39 (VIOLATED)
_60640_/A                               1.50    1.89   -0.39 (VIOLATED)
_56100_/A                               1.50    1.89   -0.39 (VIOLATED)
_58434_/A                               1.50    1.89   -0.39 (VIOLATED)
_65112_/A                               1.50    1.89   -0.39 (VIOLATED)
_67364_/A                               1.50    1.89   -0.39 (VIOLATED)
_67411_/A                               1.50    1.89   -0.39 (VIOLATED)
_65073_/A                               1.50    1.89   -0.39 (VIOLATED)
_62796_/A                               1.50    1.89   -0.39 (VIOLATED)
_65022_/A                               1.50    1.89   -0.39 (VIOLATED)
_67339_/A                               1.50    1.89   -0.39 (VIOLATED)
_60585_/A                               1.50    1.89   -0.39 (VIOLATED)
_62772_/A                               1.50    1.89   -0.39 (VIOLATED)
_62822_/A                               1.50    1.89   -0.39 (VIOLATED)
_65052_/A                               1.50    1.89   -0.39 (VIOLATED)
_62874_/A                               1.50    1.89   -0.39 (VIOLATED)
_60659_/A                               1.50    1.89   -0.39 (VIOLATED)
_67450_/A                               1.50    1.89   -0.39 (VIOLATED)
_69672_/A                               1.50    1.89   -0.39 (VIOLATED)
_65129_/A                               1.50    1.89   -0.39 (VIOLATED)
_56099_/X                               1.51    1.89   -0.39 (VIOLATED)
_62795_/X                               1.51    1.89   -0.38 (VIOLATED)
_60584_/X                               1.51    1.89   -0.38 (VIOLATED)
_60657_/X                               1.51    1.89   -0.38 (VIOLATED)
_67824_/A                               1.50    1.87   -0.37 (VIOLATED)
_56109_/A                               1.50    1.87   -0.37 (VIOLATED)
_58441_/A                               1.50    1.87   -0.37 (VIOLATED)
_69942_/A                               1.50    1.87   -0.37 (VIOLATED)
_71970_/A                               1.50    1.87   -0.37 (VIOLATED)
_63502_/A                               1.50    1.87   -0.37 (VIOLATED)
_61577_/A                               1.50    1.87   -0.37 (VIOLATED)
_63539_/A                               1.50    1.87   -0.37 (VIOLATED)
_63578_/A                               1.50    1.87   -0.37 (VIOLATED)
_59033_/A                               1.50    1.87   -0.37 (VIOLATED)
_54447_/A                               1.50    1.87   -0.37 (VIOLATED)
_63702_/A                               1.50    1.87   -0.37 (VIOLATED)
_56816_/A                               1.50    1.87   -0.37 (VIOLATED)
_54507_/A                               1.50    1.87   -0.37 (VIOLATED)
_61495_/A                               1.50    1.87   -0.37 (VIOLATED)
_56845_/A                               1.50    1.87   -0.37 (VIOLATED)
_61765_/A                               1.50    1.87   -0.37 (VIOLATED)
_59687_/A                               1.50    1.87   -0.37 (VIOLATED)
_59039_/A                               1.50    1.87   -0.37 (VIOLATED)
_58870_/A                               1.50    1.87   -0.37 (VIOLATED)
_56108_/X                               1.51    1.87   -0.36 (VIOLATED)
_72374_/B1                              1.50    1.86   -0.36 (VIOLATED)
_72376_/B1                              1.50    1.86   -0.36 (VIOLATED)
_72375_/B1                              1.50    1.86   -0.36 (VIOLATED)
_72373_/B1                              1.50    1.86   -0.36 (VIOLATED)
_54446_/X                               1.51    1.87   -0.36 (VIOLATED)
_61961_/A                               1.50    1.86   -0.36 (VIOLATED)
_61494_/X                               1.51    1.87   -0.36 (VIOLATED)
_61820_/A                               1.50    1.86   -0.36 (VIOLATED)
_59621_/A                               1.50    1.86   -0.36 (VIOLATED)
_64011_/A                               1.50    1.86   -0.36 (VIOLATED)
_56844_/X                               1.51    1.87   -0.36 (VIOLATED)
_70579_/B1                              1.50    1.86   -0.36 (VIOLATED)
_65746_/A                               1.50    1.86   -0.36 (VIOLATED)
_63295_/A0                              1.50    1.85   -0.35 (VIOLATED)
_61096_/A0                              1.50    1.85   -0.35 (VIOLATED)
_56318_/A                               1.50    1.85   -0.35 (VIOLATED)
_58882_/A0                              1.50    1.85   -0.35 (VIOLATED)
_56642_/A0                              1.50    1.85   -0.35 (VIOLATED)
_70578_/X                               1.51    1.86   -0.35 (VIOLATED)
_59615_/X                               1.51    1.86   -0.35 (VIOLATED)
_68856_/B                               1.50    1.85   -0.35 (VIOLATED)
_71009_/B                               1.50    1.85   -0.35 (VIOLATED)
_66632_/B                               1.50    1.85   -0.35 (VIOLATED)
_54918_/B1                              1.50    1.85   -0.35 (VIOLATED)
_59832_/B                               1.50    1.85   -0.35 (VIOLATED)
_63800_/B1                              1.50    1.85   -0.35 (VIOLATED)
_63798_/B1                              1.50    1.85   -0.35 (VIOLATED)
_56317_/X                               1.51    1.85   -0.35 (VIOLATED)
_65872_/B1                              1.50    1.84   -0.34 (VIOLATED)
_65873_/B1                              1.50    1.84   -0.34 (VIOLATED)
_65874_/B1                              1.50    1.84   -0.34 (VIOLATED)
_54917_/X                               1.51    1.85   -0.34 (VIOLATED)
_63797_/X                               1.51    1.84   -0.34 (VIOLATED)
_70571_/A                               1.50    1.83   -0.33 (VIOLATED)
_70578_/A                               1.50    1.83   -0.33 (VIOLATED)
_72377_/A                               1.50    1.83   -0.33 (VIOLATED)
_72384_/A                               1.50    1.83   -0.33 (VIOLATED)
_56769_/A                               1.50    1.83   -0.33 (VIOLATED)
_65983_/A                               1.50    1.83   -0.33 (VIOLATED)
_66066_/A                               1.50    1.83   -0.33 (VIOLATED)
_65945_/A                               1.50    1.83   -0.33 (VIOLATED)
_66148_/A                               1.50    1.83   -0.33 (VIOLATED)
_68099_/A                               1.50    1.83   -0.33 (VIOLATED)
_65876_/A2                              1.50    1.83   -0.33 (VIOLATED)
_65873_/A2                              1.50    1.83   -0.33 (VIOLATED)
_65872_/A2                              1.50    1.83   -0.33 (VIOLATED)
_65874_/A2                              1.50    1.83   -0.33 (VIOLATED)
_63800_/A2                              1.50    1.82   -0.32 (VIOLATED)
_56768_/X                               1.51    1.83   -0.32 (VIOLATED)
_65944_/X                               1.51    1.83   -0.32 (VIOLATED)
_63799_/X                               1.51    1.82   -0.32 (VIOLATED)
_63060_/A                               1.50    1.81   -0.31 (VIOLATED)
_60909_/A                               1.50    1.81   -0.31 (VIOLATED)
_58745_/A                               1.50    1.81   -0.31 (VIOLATED)
_56539_/A                               1.50    1.81   -0.31 (VIOLATED)
_65794_/B                               1.50    1.81   -0.31 (VIOLATED)
_65792_/B                               1.50    1.81   -0.31 (VIOLATED)
_65790_/B                               1.50    1.81   -0.31 (VIOLATED)
_56333_/A                               1.50    1.81   -0.31 (VIOLATED)
_63796_/A                               1.50    1.81   -0.31 (VIOLATED)
_65904_/A                               1.50    1.81   -0.31 (VIOLATED)
_63759_/A                               1.50    1.81   -0.31 (VIOLATED)
_63678_/A                               1.50    1.81   -0.31 (VIOLATED)
_63592_/A                               1.50    1.81   -0.31 (VIOLATED)
_70112_/B                               1.50    1.81   -0.31 (VIOLATED)
_70114_/B                               1.50    1.81   -0.31 (VIOLATED)
_62854_/A                               1.50    1.81   -0.31 (VIOLATED)
_67432_/A                               1.50    1.80   -0.30 (VIOLATED)
_69653_/A                               1.50    1.80   -0.30 (VIOLATED)
_71775_/A                               1.50    1.80   -0.30 (VIOLATED)
_65110_/A                               1.50    1.80   -0.30 (VIOLATED)
_63327_/B                               1.50    1.80   -0.30 (VIOLATED)
_63329_/B                               1.50    1.80   -0.30 (VIOLATED)
_58243_/A                               1.50    1.80   -0.30 (VIOLATED)
_58307_/A                               1.50    1.80   -0.30 (VIOLATED)
_60477_/A                               1.50    1.80   -0.30 (VIOLATED)
_56332_/X                               1.51    1.81   -0.30 (VIOLATED)
_55917_/A                               1.50    1.80   -0.30 (VIOLATED)
_61133_/B                               1.50    1.80   -0.30 (VIOLATED)
_61137_/B                               1.50    1.80   -0.30 (VIOLATED)
_61135_/B                               1.50    1.80   -0.30 (VIOLATED)
_71756_/B1                              1.50    1.80   -0.30 (VIOLATED)
_63591_/X                               1.51    1.81   -0.30 (VIOLATED)
_65789_/X                               1.51    1.81   -0.30 (VIOLATED)
_62853_/X                               1.51    1.80   -0.30 (VIOLATED)
_61132_/X                               1.51    1.80   -0.30 (VIOLATED)
_55916_/X                               1.51    1.80   -0.30 (VIOLATED)
_65877_/A                               1.50    1.78   -0.28 (VIOLATED)
_65884_/A                               1.50    1.78   -0.28 (VIOLATED)
_67607_/A                               1.50    1.78   -0.28 (VIOLATED)
_67843_/A                               1.50    1.78   -0.28 (VIOLATED)
_63784_/A                               1.50    1.78   -0.28 (VIOLATED)
_63799_/A                               1.50    1.78   -0.28 (VIOLATED)
_63791_/A                               1.50    1.78   -0.28 (VIOLATED)
_70006_/A                               1.50    1.78   -0.28 (VIOLATED)
_62771_/A                               1.50    1.78   -0.28 (VIOLATED)
_60583_/A                               1.50    1.78   -0.28 (VIOLATED)
_58404_/A                               1.50    1.78   -0.28 (VIOLATED)
_62821_/A                               1.50    1.78   -0.28 (VIOLATED)
_65051_/A                               1.50    1.78   -0.28 (VIOLATED)
_65332_/A                               1.50    1.78   -0.28 (VIOLATED)
_63118_/A                               1.50    1.78   -0.28 (VIOLATED)
_63783_/X                               1.51    1.78   -0.28 (VIOLATED)
_62791_/A                               1.50    1.78   -0.28 (VIOLATED)
_65069_/A                               1.50    1.77   -0.27 (VIOLATED)
_67360_/A                               1.50    1.77   -0.27 (VIOLATED)
_67407_/A                               1.50    1.77   -0.27 (VIOLATED)
_65017_/A                               1.50    1.77   -0.27 (VIOLATED)
_58403_/X                               1.51    1.78   -0.27 (VIOLATED)
_63117_/X                               1.51    1.78   -0.27 (VIOLATED)
_70067_/A                               1.50    1.77   -0.27 (VIOLATED)
_65782_/A                               1.50    1.77   -0.27 (VIOLATED)
_64096_/A                               1.50    1.77   -0.27 (VIOLATED)
_57315_/B1                              1.50    1.77   -0.27 (VIOLATED)
_54859_/B1                              1.50    1.77   -0.27 (VIOLATED)
_62790_/X                               1.51    1.77   -0.27 (VIOLATED)
_62359_/A                               1.50    1.77   -0.27 (VIOLATED)
_70920_/A                               1.50    1.77   -0.27 (VIOLATED)
_57603_/A                               1.50    1.77   -0.27 (VIOLATED)
_54872_/A                               1.50    1.77   -0.27 (VIOLATED)
_54858_/X                               1.51    1.77   -0.27 (VIOLATED)
_55084_/A                               1.50    1.77   -0.27 (VIOLATED)
_65505_/A                               1.50    1.76   -0.26 (VIOLATED)
_65735_/A                               1.50    1.76   -0.26 (VIOLATED)
_54871_/X                               1.51    1.77   -0.26 (VIOLATED)
_66605_/A                               1.50    1.76   -0.26 (VIOLATED)
_66497_/A                               1.50    1.76   -0.26 (VIOLATED)
_66093_/A                               1.50    1.76   -0.26 (VIOLATED)
_64097_/B1                              1.50    1.75   -0.25 (VIOLATED)
_64134_/B1                              1.50    1.75   -0.25 (VIOLATED)
_65504_/X                               1.51    1.76   -0.25 (VIOLATED)
_65776_/B1                              1.50    1.75   -0.25 (VIOLATED)
_65538_/B1                              1.50    1.75   -0.25 (VIOLATED)
_65540_/B1                              1.50    1.75   -0.25 (VIOLATED)
_56981_/A                               1.50    1.75   -0.25 (VIOLATED)
_57077_/A                               1.50    1.75   -0.25 (VIOLATED)
_54513_/A                               1.50    1.75   -0.25 (VIOLATED)
_54618_/A                               1.50    1.75   -0.25 (VIOLATED)
_59194_/A                               1.50    1.75   -0.25 (VIOLATED)
_64096_/X                               1.51    1.75   -0.24 (VIOLATED)
_54512_/X                               1.51    1.75   -0.24 (VIOLATED)
_63818_/B                               1.50    1.74   -0.24 (VIOLATED)
_72226_/B                               1.50    1.74   -0.24 (VIOLATED)
_72222_/B                               1.50    1.74   -0.24 (VIOLATED)
_72224_/B                               1.50    1.74   -0.24 (VIOLATED)
_54456_/A                               1.50    1.74   -0.24 (VIOLATED)
_54455_/X                               1.51    1.74   -0.24 (VIOLATED)
_58271_/B1                              1.50    1.73   -0.23 (VIOLATED)
_58317_/B1                              1.50    1.73   -0.23 (VIOLATED)
_62757_/B1                              1.50    1.73   -0.23 (VIOLATED)
_71692_/B1                              1.50    1.73   -0.23 (VIOLATED)
_71647_/B1                              1.50    1.73   -0.23 (VIOLATED)
_57719_/A                               1.50    1.73   -0.23 (VIOLATED)
_58062_/A                               1.50    1.73   -0.23 (VIOLATED)
_56615_/A                               1.50    1.72   -0.22 (VIOLATED)
_58702_/A                               1.50    1.72   -0.22 (VIOLATED)
_55767_/A                               1.50    1.72   -0.22 (VIOLATED)
_62890_/A                               1.50    1.72   -0.22 (VIOLATED)
_60677_/A                               1.50    1.72   -0.22 (VIOLATED)
_69688_/A                               1.50    1.72   -0.22 (VIOLATED)
_67469_/A                               1.50    1.72   -0.22 (VIOLATED)
_65146_/A                               1.50    1.72   -0.22 (VIOLATED)
_58270_/X                               1.51    1.73   -0.22 (VIOLATED)
_65930_/A2_N                            1.50    1.72   -0.22 (VIOLATED)
_65926_/A2_N                            1.50    1.72   -0.22 (VIOLATED)
_65929_/A2_N                            1.50    1.72   -0.22 (VIOLATED)
_54457_/A2_N                            1.50    1.72   -0.22 (VIOLATED)
_59144_/A2_N                            1.50    1.72   -0.22 (VIOLATED)
_55766_/X                               1.51    1.72   -0.22 (VIOLATED)
_63736_/A                               1.50    1.72   -0.22 (VIOLATED)
_63723_/A                               1.50    1.72   -0.22 (VIOLATED)
_63645_/A                               1.50    1.72   -0.22 (VIOLATED)
_63710_/A                               1.50    1.72   -0.22 (VIOLATED)
_58246_/A2                              1.50    1.72   -0.22 (VIOLATED)
_58313_/A2                              1.50    1.72   -0.22 (VIOLATED)
_56172_/A                               1.50    1.72   -0.22 (VIOLATED)
_58539_/A                               1.50    1.72   -0.22 (VIOLATED)
_71777_/A                               1.50    1.72   -0.22 (VIOLATED)
_69656_/A                               1.50    1.72   -0.22 (VIOLATED)
_67434_/A                               1.50    1.72   -0.22 (VIOLATED)
_62750_/A2                              1.50    1.72   -0.22 (VIOLATED)
_60675_/X                               1.51    1.72   -0.22 (VIOLATED)
_71642_/A2                              1.50    1.72   -0.22 (VIOLATED)
_71688_/A2                              1.50    1.72   -0.22 (VIOLATED)
_58819_/A                               1.50    1.71   -0.21 (VIOLATED)
_63232_/A                               1.50    1.71   -0.21 (VIOLATED)
_61025_/A                               1.50    1.71   -0.21 (VIOLATED)
_65483_/A                               1.50    1.71   -0.21 (VIOLATED)
_56564_/A                               1.50    1.71   -0.21 (VIOLATED)
_63951_/A                               1.50    1.71   -0.21 (VIOLATED)
_54452_/X                               1.51    1.72   -0.21 (VIOLATED)
_56171_/X                               1.51    1.72   -0.21 (VIOLATED)
_58238_/X                               1.51    1.72   -0.21 (VIOLATED)
_63629_/A                               1.50    1.71   -0.21 (VIOLATED)
_63615_/A                               1.50    1.71   -0.21 (VIOLATED)
_63484_/A                               1.50    1.71   -0.21 (VIOLATED)
_67784_/A                               1.50    1.71   -0.21 (VIOLATED)
_56118_/A                               1.50    1.71   -0.21 (VIOLATED)
_69949_/A                               1.50    1.71   -0.21 (VIOLATED)
_65271_/A                               1.50    1.71   -0.21 (VIOLATED)
_65510_/A                               1.50    1.71   -0.21 (VIOLATED)
_65346_/A                               1.50    1.71   -0.21 (VIOLATED)
_63082_/A                               1.50    1.71   -0.21 (VIOLATED)
_71998_/A                               1.50    1.71   -0.21 (VIOLATED)
_63460_/A                               1.50    1.71   -0.21 (VIOLATED)
_63473_/A                               1.50    1.71   -0.21 (VIOLATED)
_67667_/A                               1.50    1.71   -0.21 (VIOLATED)
_69875_/A                               1.50    1.71   -0.21 (VIOLATED)
_63644_/X                               1.51    1.71   -0.21 (VIOLATED)
_56563_/X                               1.51    1.71   -0.21 (VIOLATED)
_61070_/A                               1.50    1.71   -0.21 (VIOLATED)
_67514_/A                               1.50    1.71   -0.21 (VIOLATED)
_63178_/A                               1.50    1.71   -0.21 (VIOLATED)
_65341_/A                               1.50    1.71   -0.21 (VIOLATED)
_67800_/A                               1.50    1.71   -0.21 (VIOLATED)
_56117_/X                               1.51    1.71   -0.20 (VIOLATED)
_62930_/A1                              1.50    1.70   -0.20 (VIOLATED)
_60721_/A1                              1.50    1.70   -0.20 (VIOLATED)
_65188_/A1                              1.50    1.70   -0.20 (VIOLATED)
_67507_/A1                              1.50    1.70   -0.20 (VIOLATED)
_69728_/A1                              1.50    1.70   -0.20 (VIOLATED)
_63459_/X                               1.51    1.71   -0.20 (VIOLATED)
_63081_/X                               1.51    1.71   -0.20 (VIOLATED)
_61069_/X                               1.51    1.70   -0.20 (VIOLATED)
_56979_/A                               1.50    1.70   -0.20 (VIOLATED)
_57075_/A                               1.50    1.70   -0.20 (VIOLATED)
_61408_/A                               1.50    1.70   -0.20 (VIOLATED)
_59192_/A                               1.50    1.70   -0.20 (VIOLATED)
_59292_/A                               1.50    1.70   -0.20 (VIOLATED)
_67338_/A                               1.50    1.70   -0.20 (VIOLATED)
_67388_/A                               1.50    1.70   -0.20 (VIOLATED)
_58258_/B1                              1.50    1.70   -0.20 (VIOLATED)
_69583_/A                               1.50    1.70   -0.20 (VIOLATED)
_69630_/A                               1.50    1.70   -0.20 (VIOLATED)
_60718_/X                               1.51    1.70   -0.20 (VIOLATED)
_60463_/A                               1.50    1.69   -0.19 (VIOLATED)
_55946_/A                               1.50    1.69   -0.19 (VIOLATED)
_55934_/A                               1.50    1.69   -0.19 (VIOLATED)
_56978_/X                               1.51    1.70   -0.19 (VIOLATED)
_67319_/A2                              1.50    1.69   -0.19 (VIOLATED)
_71689_/B1                              1.50    1.69   -0.19 (VIOLATED)
_58257_/X                               1.51    1.70   -0.19 (VIOLATED)
_55933_/X                               1.51    1.69   -0.18 (VIOLATED)
_62932_/A1                              1.50    1.68   -0.18 (VIOLATED)
_60724_/A1                              1.50    1.68   -0.18 (VIOLATED)
_65190_/A1                              1.50    1.68   -0.18 (VIOLATED)
_67510_/A1                              1.50    1.68   -0.18 (VIOLATED)
_69730_/A1                              1.50    1.68   -0.18 (VIOLATED)
_60645_/A                               1.50    1.67   -0.17 (VIOLATED)
_60665_/A                               1.50    1.67   -0.17 (VIOLATED)
_60632_/A                               1.50    1.67   -0.17 (VIOLATED)
_60437_/A                               1.50    1.67   -0.17 (VIOLATED)
_60418_/A                               1.50    1.67   -0.17 (VIOLATED)
_60723_/X                               1.51    1.68   -0.17 (VIOLATED)
_72324_/A1                              1.50    1.67   -0.17 (VIOLATED)
_72327_/A1                              1.50    1.67   -0.17 (VIOLATED)
_72330_/A1                              1.50    1.67   -0.17 (VIOLATED)
_72333_/A1                              1.50    1.67   -0.17 (VIOLATED)
_54400_/A                               1.50    1.67   -0.17 (VIOLATED)
_60417_/X                               1.51    1.67   -0.16 (VIOLATED)
_60589_/A                               1.50    1.66   -0.16 (VIOLATED)
_62775_/A                               1.50    1.66   -0.16 (VIOLATED)
_62825_/A                               1.50    1.66   -0.16 (VIOLATED)
_67342_/A                               1.50    1.66   -0.16 (VIOLATED)
_65055_/A                               1.50    1.66   -0.16 (VIOLATED)
_62729_/A2                              1.50    1.66   -0.16 (VIOLATED)
_60471_/A2                              1.50    1.66   -0.16 (VIOLATED)
_60512_/A2                              1.50    1.66   -0.16 (VIOLATED)
_71623_/A2                              1.50    1.66   -0.16 (VIOLATED)
_67260_/A2                              1.50    1.66   -0.16 (VIOLATED)
_54399_/X                               1.51    1.67   -0.16 (VIOLATED)
_60588_/X                               1.51    1.66   -0.16 (VIOLATED)
_60470_/X                               1.51    1.66   -0.16 (VIOLATED)
_60836_/A                               1.50    1.65   -0.15 (VIOLATED)
_58621_/A                               1.50    1.65   -0.15 (VIOLATED)
_65292_/A                               1.50    1.65   -0.15 (VIOLATED)
_63035_/A                               1.50    1.65   -0.15 (VIOLATED)
_56369_/A                               1.50    1.65   -0.15 (VIOLATED)
_72184_/A                               1.50    1.65   -0.15 (VIOLATED)
_72177_/A                               1.50    1.65   -0.15 (VIOLATED)
_71012_/A                               1.50    1.65   -0.15 (VIOLATED)
_71605_/A                               1.50    1.65   -0.15 (VIOLATED)
_70922_/A                               1.50    1.65   -0.15 (VIOLATED)
_65074_/A                               1.50    1.65   -0.15 (VIOLATED)
_67365_/A                               1.50    1.65   -0.15 (VIOLATED)
_67412_/A                               1.50    1.65   -0.15 (VIOLATED)
_69606_/A                               1.50    1.65   -0.15 (VIOLATED)
_65024_/A                               1.50    1.65   -0.15 (VIOLATED)
_56368_/X                               1.51    1.65   -0.14 (VIOLATED)
_70916_/X                               1.51    1.65   -0.14 (VIOLATED)
_65023_/X                               1.51    1.65   -0.14 (VIOLATED)
_71800_/A                               1.50    1.64   -0.14 (VIOLATED)
_71583_/A                               1.50    1.64   -0.14 (VIOLATED)
_54711_/A2                              1.50    1.64   -0.14 (VIOLATED)
_54710_/A2                              1.50    1.64   -0.14 (VIOLATED)
_54709_/A2                              1.50    1.64   -0.14 (VIOLATED)
_71448_/A                               1.50    1.64   -0.14 (VIOLATED)
_71380_/A                               1.50    1.64   -0.14 (VIOLATED)
_71516_/A                               1.50    1.64   -0.14 (VIOLATED)
_56861_/B1                              1.50    1.63   -0.13 (VIOLATED)
_56861_/A2                              1.50    1.63   -0.13 (VIOLATED)
_56865_/A2                              1.50    1.63   -0.13 (VIOLATED)
_54707_/B1                              1.50    1.63   -0.13 (VIOLATED)
_54709_/B1                              1.50    1.63   -0.13 (VIOLATED)
_54710_/B1                              1.50    1.63   -0.13 (VIOLATED)
_54711_/B1                              1.50    1.63   -0.13 (VIOLATED)
_71379_/X                               1.51    1.64   -0.13 (VIOLATED)
_54708_/X                               1.51    1.63   -0.13 (VIOLATED)
_72176_/A0                              1.50    1.63   -0.13 (VIOLATED)
_70071_/A0                              1.50    1.63   -0.13 (VIOLATED)
_67862_/A0                              1.50    1.63   -0.13 (VIOLATED)
_65535_/A0                              1.50    1.63   -0.13 (VIOLATED)
_65756_/A0                              1.50    1.63   -0.13 (VIOLATED)
_54706_/X                               1.51    1.63   -0.13 (VIOLATED)
_65533_/X                               1.51    1.63   -0.12 (VIOLATED)
_69828_/A                               1.50    1.62   -0.12 (VIOLATED)
_67620_/A                               1.50    1.62   -0.12 (VIOLATED)
_55890_/B1                              1.50    1.62   -0.12 (VIOLATED)
_71948_/A                               1.50    1.62   -0.12 (VIOLATED)
_65290_/A                               1.50    1.62   -0.12 (VIOLATED)
_55889_/X                               1.51    1.62   -0.11 (VIOLATED)
_60787_/A                               1.50    1.61   -0.11 (VIOLATED)
_58577_/A                               1.50    1.61   -0.11 (VIOLATED)
_65247_/A                               1.50    1.61   -0.11 (VIOLATED)
_62991_/A                               1.50    1.61   -0.11 (VIOLATED)
_56287_/A                               1.50    1.61   -0.11 (VIOLATED)
_71672_/B1                              1.50    1.61   -0.11 (VIOLATED)
_71680_/B1                              1.50    1.61   -0.11 (VIOLATED)
_62873_/A0                              1.50    1.61   -0.11 (VIOLATED)
_67328_/B1                              1.50    1.61   -0.11 (VIOLATED)
_67449_/A0                              1.50    1.61   -0.11 (VIOLATED)
_58263_/A2                              1.50    1.61   -0.11 (VIOLATED)
_58252_/A2                              1.50    1.61   -0.11 (VIOLATED)
_65128_/A0                              1.50    1.61   -0.11 (VIOLATED)
_71792_/A0                              1.50    1.61   -0.11 (VIOLATED)
_69671_/A0                              1.50    1.61   -0.11 (VIOLATED)
_58919_/B                               1.50    1.61   -0.11 (VIOLATED)
_58915_/B                               1.50    1.61   -0.11 (VIOLATED)
_58917_/B                               1.50    1.61   -0.11 (VIOLATED)
_61128_/B                               1.50    1.61   -0.11 (VIOLATED)
_61130_/B                               1.50    1.61   -0.11 (VIOLATED)
_70291_/A                               1.50    1.61   -0.11 (VIOLATED)
_63591_/A                               1.50    1.61   -0.11 (VIOLATED)
_68136_/A                               1.50    1.60   -0.10 (VIOLATED)
_65944_/A                               1.50    1.60   -0.10 (VIOLATED)
_54398_/A                               1.50    1.60   -0.10 (VIOLATED)
_67598_/A                               1.50    1.60   -0.10 (VIOLATED)
_62971_/A                               1.50    1.60   -0.10 (VIOLATED)
_58506_/A                               1.50    1.60   -0.10 (VIOLATED)
_67834_/A                               1.50    1.60   -0.10 (VIOLATED)
_69998_/A                               1.50    1.60   -0.10 (VIOLATED)
_56286_/X                               1.51    1.61   -0.10 (VIOLATED)
_58703_/A                               1.50    1.60   -0.10 (VIOLATED)
_58779_/A                               1.50    1.60   -0.10 (VIOLATED)
_58855_/A                               1.50    1.60   -0.10 (VIOLATED)
_58248_/X                               1.51    1.61   -0.10 (VIOLATED)
_62872_/X                               1.51    1.61   -0.10 (VIOLATED)
_59663_/A                               1.50    1.60   -0.10 (VIOLATED)
_59239_/A                               1.50    1.60   -0.10 (VIOLATED)
_58914_/X                               1.51    1.61   -0.10 (VIOLATED)
_54397_/X                               1.51    1.60   -0.10 (VIOLATED)
_58505_/X                               1.51    1.60   -0.10 (VIOLATED)
_60856_/A                               1.50    1.60   -0.10 (VIOLATED)
_61123_/A                               1.50    1.60   -0.10 (VIOLATED)
_58702_/X                               1.51    1.60   -0.10 (VIOLATED)
_67588_/A                               1.50    1.60   -0.10 (VIOLATED)
_63203_/A                               1.50    1.59   -0.09 (VIOLATED)
_65366_/A                               1.50    1.59   -0.09 (VIOLATED)
_56989_/A                               1.50    1.59   -0.09 (VIOLATED)
_57004_/A                               1.50    1.59   -0.09 (VIOLATED)
_57020_/A                               1.50    1.59   -0.09 (VIOLATED)
_56669_/A                               1.50    1.59   -0.09 (VIOLATED)
_56143_/A                               1.50    1.59   -0.09 (VIOLATED)
_56275_/A                               1.50    1.59   -0.09 (VIOLATED)
_58467_/A                               1.50    1.59   -0.09 (VIOLATED)
_56617_/A                               1.50    1.59   -0.09 (VIOLATED)
_69917_/A                               1.50    1.59   -0.09 (VIOLATED)
_71945_/A                               1.50    1.59   -0.09 (VIOLATED)
_60855_/X                               1.51    1.59   -0.09 (VIOLATED)
_56142_/X                               1.51    1.59   -0.08 (VIOLATED)
_56616_/X                               1.51    1.59   -0.08 (VIOLATED)
_54957_/B1                              1.50    1.58   -0.08 (VIOLATED)
_63440_/B1                              1.50    1.58   -0.08 (VIOLATED)
_63443_/B1                              1.50    1.58   -0.08 (VIOLATED)
_63446_/B1                              1.50    1.58   -0.08 (VIOLATED)
_63449_/B1                              1.50    1.58   -0.08 (VIOLATED)
_71745_/C1                              1.50    1.58   -0.08 (VIOLATED)
_71738_/C1                              1.50    1.58   -0.08 (VIOLATED)
_71752_/C1                              1.50    1.58   -0.08 (VIOLATED)
_71759_/C1                              1.50    1.58   -0.08 (VIOLATED)
_63485_/C1                              1.50    1.58   -0.08 (VIOLATED)
_63489_/C1                              1.50    1.58   -0.08 (VIOLATED)
_63487_/C1                              1.50    1.58   -0.08 (VIOLATED)
_63611_/C1                              1.50    1.58   -0.08 (VIOLATED)
_63613_/C1                              1.50    1.58   -0.08 (VIOLATED)
_65649_/B1                              1.50    1.58   -0.08 (VIOLATED)
_54956_/X                               1.51    1.58   -0.07 (VIOLATED)
_63484_/X                               1.51    1.58   -0.07 (VIOLATED)
_63439_/X                               1.51    1.58   -0.07 (VIOLATED)
_66135_/A                               1.50    1.57   -0.07 (VIOLATED)
_66053_/A                               1.50    1.57   -0.07 (VIOLATED)
_65970_/A                               1.50    1.57   -0.07 (VIOLATED)
_68123_/A                               1.50    1.57   -0.07 (VIOLATED)
_66172_/A                               1.50    1.57   -0.07 (VIOLATED)
_56873_/A                               1.50    1.57   -0.07 (VIOLATED)
_56880_/A                               1.50    1.57   -0.07 (VIOLATED)
_56866_/A                               1.50    1.57   -0.07 (VIOLATED)
_54708_/A                               1.50    1.57   -0.07 (VIOLATED)
_54701_/A                               1.50    1.57   -0.07 (VIOLATED)
_65969_/X                               1.51    1.57   -0.07 (VIOLATED)
_54700_/X                               1.51    1.57   -0.06 (VIOLATED)
_70391_/A                               1.50    1.56   -0.06 (VIOLATED)
_70485_/A                               1.50    1.56   -0.06 (VIOLATED)
_68209_/A                               1.50    1.56   -0.06 (VIOLATED)
_68308_/A                               1.50    1.56   -0.06 (VIOLATED)
_66082_/A                               1.50    1.56   -0.06 (VIOLATED)
_66081_/X                               1.51    1.56   -0.05 (VIOLATED)
_58200_/A                               1.50    1.55   -0.05 (VIOLATED)
_58213_/A                               1.50    1.55   -0.05 (VIOLATED)
_58227_/A                               1.50    1.55   -0.05 (VIOLATED)
_58432_/A                               1.50    1.55   -0.05 (VIOLATED)
_58447_/A                               1.50    1.55   -0.05 (VIOLATED)
_70864_/B1                              1.50    1.55   -0.05 (VIOLATED)
_70885_/B1                              1.50    1.55   -0.05 (VIOLATED)
_70068_/B1                              1.50    1.55   -0.05 (VIOLATED)
_70074_/B1                              1.50    1.55   -0.05 (VIOLATED)
_70076_/B1                              1.50    1.55   -0.05 (VIOLATED)
_55904_/A                               1.50    1.55   -0.05 (VIOLATED)
_55973_/A                               1.50    1.55   -0.05 (VIOLATED)
_56364_/A                               1.50    1.55   -0.05 (VIOLATED)
_71748_/B1                              1.50    1.55   -0.05 (VIOLATED)
_71755_/B1                              1.50    1.55   -0.05 (VIOLATED)
_54889_/B1                              1.50    1.55   -0.05 (VIOLATED)
_55026_/B1                              1.50    1.55   -0.05 (VIOLATED)
_55046_/B1                              1.50    1.55   -0.05 (VIOLATED)
_58199_/X                               1.51    1.55   -0.05 (VIOLATED)
_62934_/A1                              1.50    1.55   -0.05 (VIOLATED)
_60727_/A1                              1.50    1.55   -0.05 (VIOLATED)
_69732_/A1                              1.50    1.55   -0.05 (VIOLATED)
_67512_/A1                              1.50    1.55   -0.05 (VIOLATED)
_65193_/A1                              1.50    1.55   -0.05 (VIOLATED)
_63132_/A                               1.50    1.54   -0.04 (VIOLATED)
_60928_/A                               1.50    1.54   -0.04 (VIOLATED)
_56622_/B1                              1.50    1.54   -0.04 (VIOLATED)
_56460_/A                               1.50    1.54   -0.04 (VIOLATED)
_65392_/A                               1.50    1.54   -0.04 (VIOLATED)
_58715_/A                               1.50    1.54   -0.04 (VIOLATED)
_65703_/A                               1.50    1.54   -0.04 (VIOLATED)
_65686_/A                               1.50    1.54   -0.04 (VIOLATED)
_65666_/A                               1.50    1.54   -0.04 (VIOLATED)
_65645_/A                               1.50    1.54   -0.04 (VIOLATED)
_63433_/A                               1.50    1.54   -0.04 (VIOLATED)
_70725_/A1                              1.50    1.54   -0.04 (VIOLATED)
_70067_/X                               1.51    1.55   -0.04 (VIOLATED)
_55903_/X                               1.51    1.55   -0.04 (VIOLATED)
_60726_/X                               1.51    1.55   -0.04 (VIOLATED)
_56459_/X                               1.51    1.54   -0.04 (VIOLATED)
_63432_/X                               1.51    1.54   -0.04 (VIOLATED)
_54888_/X                               1.51    1.54   -0.04 (VIOLATED)
_58510_/A                               1.50    1.54   -0.04 (VIOLATED)
_62974_/A                               1.50    1.54   -0.04 (VIOLATED)
_56601_/A                               1.50    1.54   -0.04 (VIOLATED)
_56344_/A                               1.50    1.53   -0.03 (VIOLATED)
_56043_/A                               1.50    1.53   -0.03 (VIOLATED)
_55988_/A                               1.50    1.53   -0.03 (VIOLATED)
_58408_/A                               1.50    1.53   -0.03 (VIOLATED)
_58359_/A                               1.50    1.53   -0.03 (VIOLATED)
_71797_/A                               1.50    1.53   -0.03 (VIOLATED)
_58250_/A                               1.50    1.53   -0.03 (VIOLATED)
_60537_/A                               1.50    1.53   -0.03 (VIOLATED)
_62722_/A                               1.50    1.53   -0.03 (VIOLATED)
_64946_/A                               1.50    1.53   -0.03 (VIOLATED)
_67287_/A                               1.50    1.53   -0.03 (VIOLATED)
_65000_/A                               1.50    1.53   -0.03 (VIOLATED)
_58717_/A                               1.50    1.53   -0.03 (VIOLATED)
_60930_/A                               1.50    1.53   -0.03 (VIOLATED)
_67179_/A                               1.50    1.53   -0.03 (VIOLATED)
_63134_/A                               1.50    1.53   -0.03 (VIOLATED)
_69045_/A                               1.50    1.53   -0.03 (VIOLATED)
_65394_/A                               1.50    1.53   -0.03 (VIOLATED)
_59011_/A                               1.50    1.53   -0.03 (VIOLATED)
_69389_/A                               1.50    1.53   -0.03 (VIOLATED)
_58992_/A                               1.50    1.53   -0.03 (VIOLATED)
_71190_/A                               1.50    1.53   -0.03 (VIOLATED)
_56464_/A                               1.50    1.53   -0.03 (VIOLATED)
_59028_/A                               1.50    1.53   -0.03 (VIOLATED)
_57523_/B1                              1.50    1.53   -0.03 (VIOLATED)
_61206_/A                               1.50    1.53   -0.03 (VIOLATED)
_61226_/A                               1.50    1.53   -0.03 (VIOLATED)
_56343_/X                               1.51    1.53   -0.03 (VIOLATED)
_62977_/A                               1.50    1.53   -0.03 (VIOLATED)
_58563_/A                               1.50    1.53   -0.03 (VIOLATED)
_60772_/A                               1.50    1.53   -0.03 (VIOLATED)
_55987_/X                               1.51    1.53   -0.03 (VIOLATED)
_65234_/A                               1.50    1.53   -0.03 (VIOLATED)
_56268_/A                               1.50    1.53   -0.03 (VIOLATED)
_60536_/X                               1.51    1.53   -0.03 (VIOLATED)
_56463_/X                               1.51    1.53   -0.02 (VIOLATED)
_57522_/X                               1.51    1.53   -0.02 (VIOLATED)
_58991_/X                               1.51    1.53   -0.02 (VIOLATED)
_56267_/X                               1.51    1.53   -0.02 (VIOLATED)
_62845_/A                               1.50    1.51   -0.01 (VIOLATED)
_60629_/A                               1.50    1.51   -0.01 (VIOLATED)
_58422_/A                               1.50    1.51   -0.01 (VIOLATED)
_65101_/A                               1.50    1.51   -0.01 (VIOLATED)
_67423_/A                               1.50    1.51   -0.01 (VIOLATED)
_58336_/A                               1.50    1.51   -0.01 (VIOLATED)
_58386_/A                               1.50    1.51   -0.01 (VIOLATED)
_60568_/A                               1.50    1.51   -0.01 (VIOLATED)
_56024_/A                               1.50    1.51   -0.01 (VIOLATED)
_58419_/X                               1.51    1.51   -0.01 (VIOLATED)
_55992_/A                               1.50    1.51   -0.01 (VIOLATED)
_61093_/A0                              1.50    1.51   -0.01 (VIOLATED)
_58879_/A0                              1.50    1.50   -0.00 (VIOLATED)
_56177_/A                               1.50    1.50   -0.00 (VIOLATED)
_56638_/A0                              1.50    1.50   -0.00 (VIOLATED)
_56310_/A                               1.50    1.50   -0.00 (VIOLATED)
_58416_/A                               1.50    1.50   -0.00 (VIOLATED)
_65097_/A                               1.50    1.50   -0.00 (VIOLATED)
_60625_/A                               1.50    1.50   -0.00 (VIOLATED)
_62841_/A                               1.50    1.50   -0.00 (VIOLATED)
_56078_/A                               1.50    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_54453_/X                               0.13    0.36   -0.23 (VIOLATED)
_61256_/X                               0.13    0.33   -0.20 (VIOLATED)
_61503_/X                               0.13    0.28   -0.15 (VIOLATED)
_54433_/X                               0.13    0.26   -0.13 (VIOLATED)
_54447_/X                               0.13    0.25   -0.12 (VIOLATED)
_60662_/X                               0.13    0.25   -0.12 (VIOLATED)
_59294_/X                               0.13    0.25   -0.12 (VIOLATED)
_61089_/X                               0.13    0.24   -0.11 (VIOLATED)
_56632_/X                               0.13    0.23   -0.10 (VIOLATED)
_60652_/X                               0.13    0.23   -0.10 (VIOLATED)
_56627_/X                               0.13    0.22   -0.09 (VIOLATED)
_54407_/X                               0.13    0.22   -0.09 (VIOLATED)
_59066_/X                               0.13    0.21   -0.08 (VIOLATED)
_60647_/X                               0.13    0.21   -0.08 (VIOLATED)
_54392_/X                               0.13    0.20   -0.07 (VIOLATED)
_61590_/X                               0.13    0.20   -0.07 (VIOLATED)
_61577_/X                               0.13    0.20   -0.07 (VIOLATED)
_61598_/X                               0.13    0.19   -0.06 (VIOLATED)
_58449_/X                               0.13    0.19   -0.06 (VIOLATED)
_61600_/X                               0.13    0.19   -0.06 (VIOLATED)
_65587_/X                               0.13    0.19   -0.06 (VIOLATED)
_59796_/X                               0.13    0.19   -0.06 (VIOLATED)
_60882_/X                               0.13    0.19   -0.06 (VIOLATED)
_56125_/X                               0.13    0.18   -0.05 (VIOLATED)
_56681_/X                               0.13    0.18   -0.05 (VIOLATED)
_56279_/X                               0.13    0.18   -0.05 (VIOLATED)
_64873_/X                               0.13    0.18   -0.05 (VIOLATED)
_58062_/X                               0.13    0.18   -0.05 (VIOLATED)
_56364_/X                               0.13    0.18   -0.05 (VIOLATED)
_61469_/X                               0.13    0.18   -0.05 (VIOLATED)
_58443_/X                               0.13    0.18   -0.05 (VIOLATED)
_56298_/X                               0.13    0.18   -0.05 (VIOLATED)
_63122_/X                               0.13    0.18   -0.05 (VIOLATED)
_58437_/X                               0.13    0.18   -0.05 (VIOLATED)
_54507_/X                               0.13    0.18   -0.05 (VIOLATED)
_56093_/X                               0.13    0.18   -0.05 (VIOLATED)
_62938_/X                               0.13    0.18   -0.05 (VIOLATED)
_70558_/X                               0.13    0.18   -0.05 (VIOLATED)
_56114_/X                               0.13    0.17   -0.04 (VIOLATED)
_42332_/X                               0.13    0.17   -0.04 (VIOLATED)
_63298_/X                               0.13    0.17   -0.04 (VIOLATED)
_63126_/X                               0.13    0.17   -0.04 (VIOLATED)
_54395_/X                               0.13    0.17   -0.04 (VIOLATED)
_56277_/X                               0.13    0.17   -0.04 (VIOLATED)
_58426_/X                               0.13    0.17   -0.04 (VIOLATED)
_58418_/X                               0.13    0.17   -0.04 (VIOLATED)
_60617_/X                               0.13    0.17   -0.04 (VIOLATED)
_55825_/X                               0.13    0.17   -0.04 (VIOLATED)
_61102_/X                               0.13    0.17   -0.04 (VIOLATED)
_63664_/X                               0.13    0.17   -0.04 (VIOLATED)
_56281_/X                               0.13    0.17   -0.04 (VIOLATED)
_54456_/X                               0.13    0.17   -0.04 (VIOLATED)
_56096_/X                               0.13    0.17   -0.04 (VIOLATED)
_56653_/X                               0.13    0.17   -0.04 (VIOLATED)
_65142_/X                               0.13    0.17   -0.04 (VIOLATED)
_56836_/X                               0.13    0.17   -0.04 (VIOLATED)
_56302_/X                               0.13    0.17   -0.04 (VIOLATED)
_56099_/X                               0.13    0.17   -0.04 (VIOLATED)
_60657_/X                               0.13    0.17   -0.04 (VIOLATED)
_62795_/X                               0.13    0.17   -0.04 (VIOLATED)
_60584_/X                               0.13    0.17   -0.04 (VIOLATED)
_54333_/Y                               0.06    0.10   -0.03 (VIOLATED)
_56108_/X                               0.13    0.16   -0.03 (VIOLATED)
_70578_/X                               0.13    0.16   -0.03 (VIOLATED)
_54446_/X                               0.13    0.16   -0.03 (VIOLATED)
_56844_/X                               0.13    0.16   -0.03 (VIOLATED)
_61494_/X                               0.13    0.16   -0.03 (VIOLATED)
_59615_/X                               0.13    0.16   -0.03 (VIOLATED)
_56317_/X                               0.13    0.16   -0.03 (VIOLATED)
_63797_/X                               0.13    0.16   -0.03 (VIOLATED)
_54917_/X                               0.13    0.16   -0.03 (VIOLATED)
_63799_/X                               0.13    0.16   -0.03 (VIOLATED)
_65944_/X                               0.13    0.16   -0.03 (VIOLATED)
_56768_/X                               0.13    0.16   -0.03 (VIOLATED)
_63591_/X                               0.13    0.16   -0.03 (VIOLATED)
_56332_/X                               0.13    0.16   -0.03 (VIOLATED)
_62853_/X                               0.13    0.16   -0.03 (VIOLATED)
_65789_/X                               0.13    0.16   -0.03 (VIOLATED)
_61132_/X                               0.13    0.16   -0.03 (VIOLATED)
_55916_/X                               0.13    0.16   -0.03 (VIOLATED)
_63783_/X                               0.13    0.16   -0.03 (VIOLATED)
_63117_/X                               0.13    0.16   -0.03 (VIOLATED)
_58403_/X                               0.13    0.16   -0.03 (VIOLATED)
_62790_/X                               0.13    0.16   -0.03 (VIOLATED)
_54858_/X                               0.13    0.15   -0.02 (VIOLATED)
_54871_/X                               0.13    0.15   -0.02 (VIOLATED)
_65504_/X                               0.13    0.15   -0.02 (VIOLATED)
_64096_/X                               0.13    0.15   -0.02 (VIOLATED)
_54512_/X                               0.13    0.15   -0.02 (VIOLATED)
_54455_/X                               0.13    0.15   -0.02 (VIOLATED)
_58270_/X                               0.13    0.15   -0.02 (VIOLATED)
_60675_/X                               0.13    0.15   -0.02 (VIOLATED)
_55766_/X                               0.13    0.15   -0.02 (VIOLATED)
_56563_/X                               0.13    0.15   -0.02 (VIOLATED)
_56171_/X                               0.13    0.15   -0.02 (VIOLATED)
_63644_/X                               0.13    0.15   -0.02 (VIOLATED)
_54452_/X                               0.13    0.15   -0.02 (VIOLATED)
_56117_/X                               0.13    0.15   -0.02 (VIOLATED)
_58238_/X                               0.13    0.15   -0.02 (VIOLATED)
_63081_/X                               0.13    0.15   -0.02 (VIOLATED)
_63459_/X                               0.13    0.15   -0.02 (VIOLATED)
_61069_/X                               0.13    0.15   -0.02 (VIOLATED)
_60718_/X                               0.13    0.15   -0.02 (VIOLATED)
_58257_/X                               0.13    0.15   -0.02 (VIOLATED)
_55933_/X                               0.13    0.15   -0.02 (VIOLATED)
_56978_/X                               0.13    0.15   -0.02 (VIOLATED)
_60417_/X                               0.13    0.15   -0.02 (VIOLATED)
_60723_/X                               0.13    0.15   -0.02 (VIOLATED)
_54399_/X                               0.13    0.15   -0.02 (VIOLATED)
_60470_/X                               0.13    0.15   -0.02 (VIOLATED)
_60588_/X                               0.13    0.15   -0.02 (VIOLATED)
_65023_/X                               0.13    0.14   -0.01 (VIOLATED)
_70916_/X                               0.13    0.14   -0.01 (VIOLATED)
_56368_/X                               0.13    0.14   -0.01 (VIOLATED)
_54708_/X                               0.13    0.14   -0.01 (VIOLATED)
_54706_/X                               0.13    0.14   -0.01 (VIOLATED)
_71379_/X                               0.13    0.14   -0.01 (VIOLATED)
_65533_/X                               0.13    0.14   -0.01 (VIOLATED)
_55889_/X                               0.13    0.14   -0.01 (VIOLATED)
_62872_/X                               0.13    0.14   -0.01 (VIOLATED)
_58505_/X                               0.13    0.14   -0.01 (VIOLATED)
_56286_/X                               0.13    0.14   -0.01 (VIOLATED)
_58248_/X                               0.13    0.14   -0.01 (VIOLATED)
_58702_/X                               0.13    0.14   -0.01 (VIOLATED)
_58914_/X                               0.13    0.14   -0.01 (VIOLATED)
_54397_/X                               0.13    0.14   -0.01 (VIOLATED)
_56142_/X                               0.13    0.14   -0.01 (VIOLATED)
_56616_/X                               0.13    0.14   -0.01 (VIOLATED)
_60855_/X                               0.13    0.14   -0.01 (VIOLATED)
_63439_/X                               0.13    0.14   -0.01 (VIOLATED)
_63484_/X                               0.13    0.14   -0.01 (VIOLATED)
_54956_/X                               0.13    0.14   -0.01 (VIOLATED)
_54700_/X                               0.13    0.14   -0.01 (VIOLATED)
_65969_/X                               0.13    0.14   -0.01 (VIOLATED)
_66081_/X                               0.13    0.14   -0.01 (VIOLATED)
_58199_/X                               0.13    0.14   -0.01 (VIOLATED)
_70067_/X                               0.13    0.14   -0.01 (VIOLATED)
_54888_/X                               0.13    0.14   -0.01 (VIOLATED)
_55903_/X                               0.13    0.14   -0.01 (VIOLATED)
_56459_/X                               0.13    0.13   -0.00 (VIOLATED)
_63432_/X                               0.13    0.13   -0.00 (VIOLATED)
_60726_/X                               0.13    0.13   -0.00 (VIOLATED)
_56343_/X                               0.13    0.13   -0.00 (VIOLATED)
_55987_/X                               0.13    0.13   -0.00 (VIOLATED)
_58991_/X                               0.13    0.13   -0.00 (VIOLATED)
_56267_/X                               0.13    0.13   -0.00 (VIOLATED)
_60536_/X                               0.13    0.13   -0.00 (VIOLATED)
_56463_/X                               0.13    0.13   -0.00 (VIOLATED)
_57522_/X                               0.13    0.13   -0.00 (VIOLATED)
_58419_/X                               0.13    0.13   -0.00 (VIOLATED)
_55991_/X                               0.13    0.13   -0.00 (VIOLATED)
_56176_/X                               0.13    0.13   -0.00 (VIOLATED)
_56073_/X                               0.13    0.13   -0.00 (VIOLATED)
_63178_/X                               0.13    0.13   -0.00 (VIOLATED)
_42960_/Y                               0.12    0.12   -0.00 (VIOLATED)
_63291_/X                               0.13    0.13   -0.00 (VIOLATED)
_61244_/X                               0.13    0.13   -0.00 (VIOLATED)


===========================================================================
max slew violation count 915
max fanout violation count 0
max cap violation count 157
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 10.69

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.19
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_76177_/GATE_N v
   8.51
_75570_/CLK ^
   0.00      0.00       8.51

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.25e-03   5.34e-04   5.03e-08   6.78e-03  68.3%
Combinational          1.44e-03   1.71e-03   1.19e-07   3.15e-03  31.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.69e-03   2.24e-03   1.70e-07   9.93e-03 100.0%
                          77.4%      22.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 579630 u^2 7% utilization.
area_report_end
[INFO]: Global placement was successful
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def
[INFO]: Incremented step index to 7.
[INFO]: Running Resizer Design Optimizations...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162603 components and 562265 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 414748 connections.
[INFO ODB-0133]     Created 42876 nets and 147311 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:12:43 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 44 input buffers.
[INFO RSZ-0028] Inserted 34 output buffers.
[INFO RSZ-0058] Using max wire length 2319um.
[INFO RSZ-0034] Found 3 slew violations.
[INFO RSZ-0036] Found 3 capacitance violations.
[INFO RSZ-0037] Found 3 long wires.
[INFO RSZ-0038] Inserted 6 buffers in 5 nets.
[INFO RSZ-0039] Resized 37956 instances.
[INFO RSZ-0042] Inserted 198 tie sky130_fd_sc_hd__conb_1 instances.
[INFO RSZ-0042] Inserted 8 tie sky130_fd_sc_hd__conb_1 instances.
Placement Analysis
---------------------------------
total displacement     106617.1 u
average displacement        0.7 u
max displacement           19.2 u
original HPWL         1971342.6 u
legalized HPWL        2050022.2 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 18705 instances
[INFO DPL-0021] HPWL before          2050022.2 u
[INFO DPL-0022] HPWL after           2009637.2 u
[INFO DPL-0023] HPWL delta               -2.0 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _73877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _73877_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _73877_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _73877_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc6.filt.X3_maf[0] (net)
                  0.07    0.00    0.32 ^ _59077_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.43 ^ _59077_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04826_ (net)
                  0.04    0.00    0.43 ^ _73877_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _73877_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _73881_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _73881_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _73881_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _73881_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc6.filt.X3_maf[4] (net)
                  0.07    0.00    0.32 ^ _59083_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.43 ^ _59083_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04830_ (net)
                  0.04    0.00    0.43 ^ _73881_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _73881_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _74640_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74640_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _74640_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc7.filt.X3_maf[13] (net)
                  0.07    0.00    0.32 ^ _61314_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.43 ^ _61314_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _05536_ (net)
                  0.04    0.00    0.43 ^ _74640_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _76206_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76206_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _76206_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.32    0.32 ^ _76206_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc1.filt.X3_maf[2] (net)
                  0.06    0.00    0.32 ^ _65874_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.43 ^ _65874_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _01338_ (net)
                  0.04    0.00    0.43 ^ _76206_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _76206_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _75485_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75485_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _75485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _75485_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc8.filt.X2_iir[15] (net)
                  0.07    0.00    0.32 ^ _63677_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.44 ^ _63677_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00678_ (net)
                  0.04    0.00    0.44 ^ _75485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _75485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.39    0.17    5.40 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    5.52 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _06119_ (net)
                  0.09    0.00    5.52 v _36188_/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    5.71 v _36188_/X (sky130_fd_sc_hd__buf_12)
     5    0.14                           _06120_ (net)
                  0.09    0.03    5.74 v _36189_/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.20    5.94 v _36189_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06121_ (net)
                  0.07    0.00    5.94 v _36190_/B (sky130_fd_sc_hd__and2_1)
                  0.04    0.18    6.12 v _36190_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _06122_ (net)
                  0.04    0.00    6.12 v _36191_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    6.42 v _36191_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _06123_ (net)
                  0.05    0.00    6.42 v _36192_/C (sky130_fd_sc_hd__or3_1)
                  0.07    0.34    6.75 v _36192_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.75 v _36193_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.86 v _36193_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01330_ (net)
                  0.03    0.00    6.86 v _76198_/D (sky130_fd_sc_hd__dfxtp_4)
                                  6.86   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.86   data arrival time
-----------------------------------------------------------------------------
                                 12.81   slack (MET)


Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.46   20.46 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.04                           mic.tmp2 (net)
                  0.08    0.00   20.47 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   20.73 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.06                           net45 (net)
                  0.23    0.01   20.74 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   20.99 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   21.07 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   21.33 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   21.41 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   21.70 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   21.70 ^ io_out[0] (out)
                                 21.70   data arrival time

                  0.15   40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -21.70   data arrival time
-----------------------------------------------------------------------------
                                 13.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76194_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.38    0.16    5.39 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.34    5.74 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           _06130_ (net)
                  0.15    0.00    5.74 ^ _36205_/A (sky130_fd_sc_hd__buf_6)
                  0.15    0.22    5.96 ^ _36205_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06134_ (net)
                  0.15    0.00    5.97 ^ _36206_/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.22    6.19 ^ _36206_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06135_ (net)
                  0.15    0.02    6.21 ^ _36207_/A (sky130_fd_sc_hd__buf_8)
                  0.15    0.22    6.43 ^ _36207_/X (sky130_fd_sc_hd__buf_8)
     5    0.09                           _06136_ (net)
                  0.15    0.00    6.43 ^ _36208_/A (sky130_fd_sc_hd__nor3_1)
                  0.05    0.08    6.51 v _36208_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _01326_ (net)
                  0.05    0.00    6.51 v _76194_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.51   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76194_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76193_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.38    0.16    5.39 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.34    5.74 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           _06130_ (net)
                  0.15    0.00    5.74 ^ _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.16    0.24    5.97 ^ _36200_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06131_ (net)
                  0.17    0.01    5.99 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.10    0.08    6.07 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.10    0.00    6.07 v _36209_/B (sky130_fd_sc_hd__and2b_1)
                  0.03    0.19    6.26 v _36209_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _06137_ (net)
                  0.03    0.00    6.26 v _36210_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    6.35 v _36210_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01325_ (net)
                  0.03    0.00    6.35 v _76193_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.35   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76193_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                 13.33   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76195_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.28    0.14    5.32 v _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.33    5.65 v _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06130_ (net)
                  0.10    0.00    5.65 v _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.21    5.86 v _36200_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06131_ (net)
                  0.08    0.01    5.87 v _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.20    0.22    6.10 ^ _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.20    0.00    6.10 ^ _36203_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.07    0.10    6.20 v _36203_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.00                           _06133_ (net)
                  0.07    0.00    6.20 v _36204_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.14    6.34 ^ _36204_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _01327_ (net)
                  0.12    0.00    6.34 ^ _76195_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.34   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76195_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06   19.69   library setup time
                                 19.69   data required time
-----------------------------------------------------------------------------
                                 19.69   data required time
                                 -6.34   data arrival time
-----------------------------------------------------------------------------
                                 13.35   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.39    0.17    5.40 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    5.52 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _06119_ (net)
                  0.09    0.00    5.52 v _36188_/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    5.71 v _36188_/X (sky130_fd_sc_hd__buf_12)
     5    0.14                           _06120_ (net)
                  0.09    0.03    5.74 v _36189_/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.20    5.94 v _36189_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06121_ (net)
                  0.07    0.00    5.94 v _36190_/B (sky130_fd_sc_hd__and2_1)
                  0.04    0.18    6.12 v _36190_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _06122_ (net)
                  0.04    0.00    6.12 v _36191_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    6.42 v _36191_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _06123_ (net)
                  0.05    0.00    6.42 v _36192_/C (sky130_fd_sc_hd__or3_1)
                  0.07    0.34    6.75 v _36192_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.75 v _36193_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.86 v _36193_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01330_ (net)
                  0.03    0.00    6.86 v _76198_/D (sky130_fd_sc_hd__dfxtp_4)
                                  6.86   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.86   data arrival time
-----------------------------------------------------------------------------
                                 12.81   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 12.81

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.20
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_76172_/GATE_N v
   8.25
_77902_/CLK ^
   0.00      0.00       8.25

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.17e-03   5.28e-04   5.05e-08   6.70e-03  68.6%
Combinational          1.34e-03   1.73e-03   1.75e-07   3.07e-03  31.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.52e-03   2.25e-03   2.25e-07   9.77e-03 100.0%
                          76.9%      23.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 581006 u^2 7% utilization.
area_report_end
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO]: Incremented step index to 8.
[INFO]: Writing Verilog...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162687 components and 562769 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 415084 connections.
[INFO ODB-0133]     Created 42960 nets and 147479 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.resized.v
[INFO]: Incremented step index to 9.
[INFO]: Running Detailed Placement...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162687 components and 562769 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 415084 connections.
[INFO ODB-0133]     Created 42960 nets and 147479 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         2009637.2 u
legalized HPWL        2050022.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 18705 instances
[INFO DPL-0021] HPWL before          2050022.2 u
[INFO DPL-0022] HPWL after           2009637.2 u
[INFO DPL-0023] HPWL delta               -2.0 %
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO]: Incremented step index to 10.
[INFO]: Running TritonCTS...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162687 components and 562769 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 415084 connections.
[INFO ODB-0133]     Created 42960 nets and 147479 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:15:25 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): wb_clk_i
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           36          1           150         
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 136611.
[INFO CTS-0047]     Number of keys in characterization LUT: 1923.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "wb_clk_i" found for clock "wb_clk_i".
[INFO CTS-0010]  Clock net "wb_clk_i" has 5650 sinks.
[WARNING CTS-0041] Net "net295" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net294" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net293" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net292" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net291" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net wb_clk_i.
[INFO CTS-0028]  Total number of sinks: 5650.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0019]  Total number of sinks after clustering: 939.
[INFO CTS-0024]  Normalized sink region: [(4.38154, 15.2738), (99.8268, 134.033)].
[INFO CTS-0025]     Width:  95.4453.
[INFO CTS-0026]     Height: 118.7594.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 470
    Sub-region size: 95.4453 X 59.3797
[INFO CTS-0034]     Segment length (rounded): 30.
    Key: 4068 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 974 outSlew: 10 load: 1 length: 6 isBuffered: true
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 235
    Sub-region size: 47.7226 X 59.3797
[INFO CTS-0034]     Segment length (rounded): 24.
    Key: 4076 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
 Level 3
    Direction: Vertical
    Sinks per sub-region: 118
    Sub-region size: 47.7226 X 29.6898
[INFO CTS-0034]     Segment length (rounded): 14.
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 974 outSlew: 10 load: 1 length: 6 isBuffered: true
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 59
    Sub-region size: 23.8613 X 29.6898
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 4076 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 173 outSlew: 7 load: 1 length: 4 isBuffered: true
 Level 5
    Direction: Vertical
    Sinks per sub-region: 30
    Sub-region size: 23.8613 X 14.8449
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 4073 outSlew: 13 load: 1 length: 8 isBuffered: true
 Out of 48 sinks, 1 sinks closer to other cluster.
 Level 6
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 11.9307 X 14.8449
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 974 outSlew: 10 load: 1 length: 6 isBuffered: true
 Out of 22 sinks, 2 sinks closer to other cluster.
 Level 7
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 11.9307 X 7.4225
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 170 outSlew: 7 load: 1 length: 4 isBuffered: true
 Out of 18 sinks, 1 sinks closer to other cluster.
 Out of 17 sinks, 1 sinks closer to other cluster.
 Out of 10 sinks, 1 sinks closer to other cluster.
 Out of 10 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 939.
[INFO CTS-0036]  Average source sink dist: 26115.59 dbu.
[INFO CTS-0037]  Number of outlier sinks: 4.
[INFO CTS-0018]     Created 1218 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 15.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 17.
[INFO CTS-0015]     Created 1218 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:36, 3:64, 4:130, 5:171, 6:205, 7:150, 8:121, 9:89, 10:53, 11:18, 12:5, 13:4, 14:2, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 7.
[INFO CTS-0098] Clock net "wb_clk_i"
[INFO CTS-0099]  Sinks 5650
[INFO CTS-0100]  Leaf buffers 921
[INFO CTS-0101]  Average sink wire length 2865.18 um
[INFO CTS-0102]  Path depth 15 - 17
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 2319um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement       6394.8 u
average displacement        0.0 u
max displacement           10.5 u
original HPWL         2097177.4 u
legalized HPWL        2141255.1 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 19402 instances
[INFO DPL-0021] HPWL before          2141255.1 u
[INFO DPL-0022] HPWL after           2097225.3 u
[INFO DPL-0023] HPWL delta               -2.1 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 1218.
[INFO CTS-0005] Total number of Clock Subnets: 1218.
[INFO CTS-0006] Total number of Sinks: 5650.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _72634_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72544_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.52 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.52 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.64 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.89 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    0.90 ^ clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.07 ^ clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.07    0.00    1.07 ^ clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.18 ^ clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.06    0.00    1.18 ^ clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.37 ^ clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.19    0.00    1.37 ^ clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.52 ^ clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.06    0.00    1.52 ^ clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.22    1.73 ^ clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.23    0.00    1.73 ^ clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.89 ^ clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.07    0.00    1.89 ^ clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13    2.02 ^ clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.08    0.00    2.02 ^ clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20    2.22 ^ clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.19    0.00    2.22 ^ clkbuf_6_37_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.39 ^ clkbuf_6_37_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_37_0_wb_clk_i (net)
                  0.11    0.00    2.39 ^ clkbuf_7_75_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.27    2.67 ^ clkbuf_7_75_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_7_75_0_wb_clk_i (net)
                  0.30    0.00    2.67 ^ clkbuf_leaf_274_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    2.86 ^ clkbuf_leaf_274_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_274_wb_clk_i (net)
                  0.05    0.00    2.86 ^ _72634_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.15    0.38    3.24 ^ _72634_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.05                           soc4.cic_out[2] (net)
                  0.15    0.00    3.25 ^ _54697_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.13    3.37 ^ _54697_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _03599_ (net)
                  0.04    0.00    3.37 ^ _72544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.37   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.84 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.07    0.00    1.84 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.11 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.23    0.00    2.11 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.30 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.06    0.00    2.30 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.50 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.14    0.00    2.50 ^ clkbuf_5_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.77 ^ clkbuf_5_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_13_0_wb_clk_i (net)
                  0.19    0.00    2.77 ^ clkbuf_6_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.22    2.99 ^ clkbuf_6_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_26_0_wb_clk_i (net)
                  0.12    0.00    2.99 ^ clkbuf_7_52_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.81    0.73    3.72 ^ clkbuf_7_52_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.15                           clknet_7_52_0_wb_clk_i (net)
                  0.81    0.00    3.72 ^ clkbuf_leaf_513_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.34    4.06 ^ clkbuf_leaf_513_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_513_wb_clk_i (net)
                  0.08    0.00    4.06 ^ _72544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.31   clock uncertainty
                         -0.06    4.24   clock reconvergence pessimism
                         -0.03    4.22   library hold time
                                  4.22   data required time
-----------------------------------------------------------------------------
                                  4.22   data required time
                                 -3.37   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)


Startpoint: _72633_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72543_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.52 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.52 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.64 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.89 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    0.90 ^ clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.07 ^ clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.07    0.00    1.07 ^ clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.18 ^ clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.06    0.00    1.18 ^ clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.37 ^ clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.19    0.00    1.37 ^ clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.52 ^ clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.06    0.00    1.52 ^ clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.22    1.73 ^ clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.23    0.00    1.73 ^ clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.89 ^ clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.07    0.00    1.89 ^ clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13    2.02 ^ clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.08    0.00    2.02 ^ clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20    2.22 ^ clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.19    0.00    2.22 ^ clkbuf_6_37_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.39 ^ clkbuf_6_37_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_37_0_wb_clk_i (net)
                  0.11    0.00    2.39 ^ clkbuf_7_75_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.27    2.67 ^ clkbuf_7_75_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_7_75_0_wb_clk_i (net)
                  0.30    0.00    2.67 ^ clkbuf_leaf_274_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    2.86 ^ clkbuf_leaf_274_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_274_wb_clk_i (net)
                  0.05    0.00    2.86 ^ _72633_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.16    0.39    3.25 ^ _72633_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.06                           soc4.cic_out[1] (net)
                  0.16    0.00    3.25 ^ _54696_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.13    3.38 ^ _54696_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _03598_ (net)
                  0.04    0.00    3.38 ^ _72543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.38   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.84 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.07    0.00    1.84 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.11 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.23    0.00    2.11 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.30 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.06    0.00    2.30 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.50 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.14    0.00    2.50 ^ clkbuf_5_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.77 ^ clkbuf_5_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_13_0_wb_clk_i (net)
                  0.19    0.00    2.77 ^ clkbuf_6_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.22    2.99 ^ clkbuf_6_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_26_0_wb_clk_i (net)
                  0.12    0.00    2.99 ^ clkbuf_7_52_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.81    0.73    3.72 ^ clkbuf_7_52_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.15                           clknet_7_52_0_wb_clk_i (net)
                  0.81    0.00    3.72 ^ clkbuf_leaf_513_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.34    4.06 ^ clkbuf_leaf_513_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_513_wb_clk_i (net)
                  0.08    0.00    4.06 ^ _72543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.31   clock uncertainty
                         -0.06    4.24   clock reconvergence pessimism
                         -0.03    4.22   library hold time
                                  4.22   data required time
-----------------------------------------------------------------------------
                                  4.22   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)


Startpoint: _72561_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.52 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.52 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.64 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.89 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    0.90 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.07 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.07    0.00    1.07 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.18 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.18 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.38 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.38 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.52 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.52 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.22    1.74 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_1_wb_clk_i (net)
                  0.24    0.00    1.75 ^ clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.90 ^ clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.07    0.00    1.91 ^ clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.14    2.05 ^ clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.11    0.00    2.05 ^ clkbuf_5_24_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17    2.22 ^ clkbuf_5_24_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_5_24_0_wb_clk_i (net)
                  0.14    0.00    2.22 ^ clkbuf_6_48_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.39 ^ clkbuf_6_48_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_48_0_wb_clk_i (net)
                  0.12    0.00    2.39 ^ clkbuf_7_97_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.39    0.33    2.72 ^ clkbuf_7_97_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.07                           clknet_7_97_0_wb_clk_i (net)
                  0.39    0.00    2.72 ^ clkbuf_leaf_480_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    2.92 ^ clkbuf_leaf_480_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_480_wb_clk_i (net)
                  0.05    0.00    2.92 ^ _72561_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.19    0.40    3.32 ^ _72561_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.06                           soc4.filt.result[7] (net)
                  0.19    0.01    3.33 ^ _54638_/A1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.16    3.49 ^ _54638_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _03564_ (net)
                  0.04    0.00    3.49 ^ _72509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.49   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.84 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.07    0.00    1.84 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.11 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.23    0.00    2.11 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.30 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.06    0.00    2.30 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.50 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.14    0.00    2.50 ^ clkbuf_5_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.77 ^ clkbuf_5_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_13_0_wb_clk_i (net)
                  0.19    0.00    2.77 ^ clkbuf_6_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.22    2.99 ^ clkbuf_6_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_26_0_wb_clk_i (net)
                  0.12    0.00    2.99 ^ clkbuf_7_52_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.81    0.73    3.72 ^ clkbuf_7_52_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.15                           clknet_7_52_0_wb_clk_i (net)
                  0.81    0.00    3.72 ^ clkbuf_leaf_521_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.31    4.04 ^ clkbuf_leaf_521_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_521_wb_clk_i (net)
                  0.06    0.00    4.04 ^ _72509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.29   clock uncertainty
                         -0.06    4.22   clock reconvergence pessimism
                         -0.03    4.19   library hold time
                                  4.19   data required time
-----------------------------------------------------------------------------
                                  4.19   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.70   slack (VIOLATED)


Startpoint: _72562_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72462_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.52 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.52 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.64 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.89 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    0.90 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.07 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.07    0.00    1.07 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.18 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.18 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.38 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.38 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.52 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.52 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.22    1.74 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_1_wb_clk_i (net)
                  0.24    0.00    1.75 ^ clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.90 ^ clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.07    0.00    1.91 ^ clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.14    2.05 ^ clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.11    0.00    2.05 ^ clkbuf_5_24_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17    2.22 ^ clkbuf_5_24_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_5_24_0_wb_clk_i (net)
                  0.14    0.00    2.22 ^ clkbuf_6_48_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.39 ^ clkbuf_6_48_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_48_0_wb_clk_i (net)
                  0.12    0.00    2.39 ^ clkbuf_7_96_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.37    0.32    2.71 ^ clkbuf_7_96_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.07                           clknet_7_96_0_wb_clk_i (net)
                  0.37    0.00    2.72 ^ clkbuf_leaf_499_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    2.91 ^ clkbuf_leaf_499_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_499_wb_clk_i (net)
                  0.05    0.00    2.91 ^ _72562_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.19    0.41    3.32 ^ _72562_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.07                           soc4.filt.result[8] (net)
                  0.19    0.01    3.33 ^ _54543_/A1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.16    3.49 ^ _54543_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _03517_ (net)
                  0.04    0.00    3.49 ^ _72462_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.49   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.84 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.07    0.00    1.84 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.11 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.23    0.00    2.11 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.30 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.06    0.00    2.30 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.50 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.14    0.00    2.50 ^ clkbuf_5_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.77 ^ clkbuf_5_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_13_0_wb_clk_i (net)
                  0.19    0.00    2.77 ^ clkbuf_6_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.22    2.99 ^ clkbuf_6_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_26_0_wb_clk_i (net)
                  0.12    0.00    2.99 ^ clkbuf_7_52_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.81    0.73    3.72 ^ clkbuf_7_52_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.15                           clknet_7_52_0_wb_clk_i (net)
                  0.81    0.00    3.72 ^ clkbuf_leaf_519_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.30    4.02 ^ clkbuf_leaf_519_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_519_wb_clk_i (net)
                  0.06    0.00    4.02 ^ _72462_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    4.27   clock uncertainty
                         -0.06    4.21   clock reconvergence pessimism
                         -0.03    4.18   library hold time
                                  4.18   data required time
-----------------------------------------------------------------------------
                                  4.18   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.69   slack (VIOLATED)


Startpoint: _72561_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _72461_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.52 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.52 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.64 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.89 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    0.90 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.07 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.07    0.00    1.07 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.18 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.18 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.38 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.38 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.52 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.52 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.22    1.74 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_1_wb_clk_i (net)
                  0.24    0.00    1.75 ^ clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.90 ^ clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.07    0.00    1.91 ^ clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.14    2.05 ^ clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.11    0.00    2.05 ^ clkbuf_5_24_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17    2.22 ^ clkbuf_5_24_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_5_24_0_wb_clk_i (net)
                  0.14    0.00    2.22 ^ clkbuf_6_48_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.39 ^ clkbuf_6_48_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_48_0_wb_clk_i (net)
                  0.12    0.00    2.39 ^ clkbuf_7_97_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.39    0.33    2.72 ^ clkbuf_7_97_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.07                           clknet_7_97_0_wb_clk_i (net)
                  0.39    0.00    2.72 ^ clkbuf_leaf_480_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    2.92 ^ clkbuf_leaf_480_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_480_wb_clk_i (net)
                  0.05    0.00    2.92 ^ _72561_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.19    0.40    3.32 ^ _72561_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.06                           soc4.filt.result[7] (net)
                  0.19    0.01    3.33 ^ _54541_/A1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.16    3.49 ^ _54541_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _03516_ (net)
                  0.04    0.00    3.49 ^ _72461_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.49   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.84 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.07    0.00    1.84 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.11 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.23    0.00    2.11 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.30 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.06    0.00    2.30 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.50 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.14    0.00    2.50 ^ clkbuf_5_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.77 ^ clkbuf_5_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_13_0_wb_clk_i (net)
                  0.19    0.00    2.77 ^ clkbuf_6_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.22    2.99 ^ clkbuf_6_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_26_0_wb_clk_i (net)
                  0.12    0.00    2.99 ^ clkbuf_7_52_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.81    0.73    3.72 ^ clkbuf_7_52_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.15                           clknet_7_52_0_wb_clk_i (net)
                  0.81    0.00    3.72 ^ clkbuf_leaf_519_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.30    4.02 ^ clkbuf_leaf_519_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_519_wb_clk_i (net)
                  0.06    0.00    4.02 ^ _72461_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    4.27   clock uncertainty
                         -0.06    4.21   clock reconvergence pessimism
                         -0.03    4.18   library hold time
                                  4.18   data required time
-----------------------------------------------------------------------------
                                  4.18   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.69   slack (VIOLATED)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.41 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.41 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.54 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.54 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.82 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.26   21.08 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   21.09 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.20   21.29 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.29 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.13   21.42 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.04    0.00   21.42 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   21.63 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.63 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.17   21.80 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.04    0.00   21.80 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.23   22.03 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   22.03 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19   22.22 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   22.22 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15   22.36 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   22.36 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   22.58 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.58 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.20   22.78 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.78 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.36   23.14 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   23.14 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   23.44 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   23.44 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.48 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   23.48 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.41   23.89 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.04                           mic.tmp2 (net)
                  0.08    0.00   23.90 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   24.16 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.06                           net45 (net)
                  0.23    0.01   24.17 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.42 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.50 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.76 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   24.84 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.13 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.13 ^ io_out[0] (out)
                                 25.13   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.13   data arrival time
-----------------------------------------------------------------------------
                                  9.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.39    0.17    5.40 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    5.52 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _06119_ (net)
                  0.09    0.00    5.52 v _36188_/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    5.71 v _36188_/X (sky130_fd_sc_hd__buf_12)
     5    0.14                           _06120_ (net)
                  0.09    0.03    5.74 v _36189_/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.20    5.94 v _36189_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06121_ (net)
                  0.07    0.00    5.94 v _36190_/B (sky130_fd_sc_hd__and2_1)
                  0.04    0.18    6.12 v _36190_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _06122_ (net)
                  0.04    0.00    6.12 v _36191_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    6.42 v _36191_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _06123_ (net)
                  0.05    0.00    6.42 v _36192_/C (sky130_fd_sc_hd__or3_1)
                  0.07    0.34    6.75 v _36192_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.75 v _36193_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.86 v _36193_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01330_ (net)
                  0.03    0.00    6.86 v _76198_/D (sky130_fd_sc_hd__dfxtp_4)
                                  6.86   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.89 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.04    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.33 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.04    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.66 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.66 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.81 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.81 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.93 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.93 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.11 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.11 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.28 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.28 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.57 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.57 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.81 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   22.81 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.85 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   22.85 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.25   22.60   clock uncertainty
                          0.00   22.60   clock reconvergence pessimism
                         -0.11   22.49   library setup time
                                 22.49   data required time
-----------------------------------------------------------------------------
                                 22.49   data required time
                                 -6.86   data arrival time
-----------------------------------------------------------------------------
                                 15.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76194_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.38    0.16    5.39 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.34    5.74 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           _06130_ (net)
                  0.15    0.00    5.74 ^ _36205_/A (sky130_fd_sc_hd__buf_6)
                  0.15    0.22    5.96 ^ _36205_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06134_ (net)
                  0.15    0.00    5.97 ^ _36206_/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.22    6.19 ^ _36206_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06135_ (net)
                  0.15    0.02    6.21 ^ _36207_/A (sky130_fd_sc_hd__buf_8)
                  0.15    0.22    6.43 ^ _36207_/X (sky130_fd_sc_hd__buf_8)
     5    0.09                           _06136_ (net)
                  0.15    0.00    6.43 ^ _36208_/A (sky130_fd_sc_hd__nor3_1)
                  0.05    0.08    6.51 v _36208_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _01326_ (net)
                  0.05    0.00    6.51 v _76194_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.51   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.89 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.04    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.33 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.04    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.66 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.66 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.81 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.81 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.93 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.93 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.11 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.11 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.28 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.28 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.57 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.57 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.81 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   22.81 v _65833__2/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.85 ^ _65833__2/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net292 (net)
                  0.02    0.00   22.85 ^ _76194_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.60   clock uncertainty
                          0.00   22.60   clock reconvergence pessimism
                         -0.12   22.48   library setup time
                                 22.48   data required time
-----------------------------------------------------------------------------
                                 22.48   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 15.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76193_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.38    0.16    5.39 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.34    5.74 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           _06130_ (net)
                  0.15    0.00    5.74 ^ _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.16    0.24    5.97 ^ _36200_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06131_ (net)
                  0.17    0.01    5.99 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.10    0.08    6.07 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.10    0.00    6.07 v _36209_/B (sky130_fd_sc_hd__and2b_1)
                  0.03    0.19    6.26 v _36209_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _06137_ (net)
                  0.03    0.00    6.26 v _36210_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    6.35 v _36210_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01325_ (net)
                  0.03    0.00    6.35 v _76193_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.35   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.89 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.04    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.33 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.04    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.66 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.66 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.81 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.81 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.93 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.93 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.11 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.11 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.28 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.28 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.57 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.57 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.81 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   22.81 v _65832__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.85 ^ _65832__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net291 (net)
                  0.02    0.00   22.85 ^ _76193_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.60   clock uncertainty
                          0.00   22.60   clock reconvergence pessimism
                         -0.11   22.49   library setup time
                                 22.49   data required time
-----------------------------------------------------------------------------
                                 22.49   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                 16.14   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76195_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.28    0.14    5.32 v _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.33    5.65 v _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06130_ (net)
                  0.10    0.00    5.65 v _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.21    5.86 v _36200_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06131_ (net)
                  0.08    0.01    5.87 v _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.20    0.22    6.10 ^ _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.20    0.00    6.10 ^ _36203_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.07    0.10    6.20 v _36203_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.00                           _06133_ (net)
                  0.07    0.00    6.20 v _36204_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.14    6.34 ^ _36204_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _01327_ (net)
                  0.12    0.00    6.34 ^ _76195_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.34   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.89 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.04    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.33 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.04    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.66 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.66 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.81 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.81 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.93 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.93 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.11 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.11 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.28 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.28 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.57 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.57 v clkbuf_leaf_267_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.81 v clkbuf_leaf_267_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_267_wb_clk_i (net)
                  0.04    0.00   22.81 v _65834__3/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.84 ^ _65834__3/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net293 (net)
                  0.02    0.00   22.84 ^ _76195_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.59   clock uncertainty
                          0.00   22.59   clock reconvergence pessimism
                         -0.07   22.52   library setup time
                                 22.52   data required time
-----------------------------------------------------------------------------
                                 22.52   data required time
                                 -6.34   data arrival time
-----------------------------------------------------------------------------
                                 16.17   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.41 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.41 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.54 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.54 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.82 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.26   21.08 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   21.09 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.20   21.29 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.29 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.13   21.42 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.04    0.00   21.42 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.20   21.63 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.63 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.17   21.80 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.04    0.00   21.80 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.23   22.03 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   22.03 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19   22.22 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   22.22 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15   22.36 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   22.36 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   22.58 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.58 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.20   22.78 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.78 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.36   23.14 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   23.14 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   23.44 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   23.44 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.48 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   23.48 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.41   23.89 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.04                           mic.tmp2 (net)
                  0.08    0.00   23.90 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   24.16 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.06                           net45 (net)
                  0.23    0.01   24.17 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.42 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.50 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.76 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   24.84 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.13 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.13 ^ io_out[0] (out)
                                 25.13   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.13   data arrival time
-----------------------------------------------------------------------------
                                  9.62   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.62

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack -0.84
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_76174_/GATE_N v
   8.17
_73744_/CLK ^
   2.68      0.00       5.48

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.18e-03   5.29e-04   5.05e-08   6.71e-03  40.0%
Combinational          5.45e-03   4.62e-03   1.87e-07   1.01e-02  60.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-02   5.14e-03   2.38e-07   1.68e-02 100.0%
                          69.3%      30.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 605640 u^2 7% utilization.
area_report_end
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO]: Incremented step index to 11.
[INFO]: Writing Verilog...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 163905 components and 570077 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 419956 connections.
[INFO ODB-0133]     Created 44178 nets and 149915 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.resized.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.v
[INFO]: Incremented step index to 12.
[INFO]: Running Resizer Timing Optimizations...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 163905 components and 570077 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 419956 connections.
[INFO ODB-0133]     Created 44178 nets and 149915 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:17:13 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 5500 endpoints with hold violations.
[INFO RSZ-0032] Inserted 11050 hold buffers.
Placement Analysis
---------------------------------
total displacement      74608.4 u
average displacement        0.4 u
max displacement           19.3 u
original HPWL         2236634.0 u
legalized HPWL        2358618.8 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 23746 instances
[INFO DPL-0021] HPWL before          2358618.8 u
[INFO DPL-0022] HPWL after           2300706.7 u
[INFO DPL-0023] HPWL delta               -2.5 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _75931_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75643_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.52 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.52 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.64 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.89 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    0.90 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17    1.07 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.06    0.00    1.07 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.18 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.18 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.20    1.37 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_3_2_wb_clk_i (net)
                  0.20    0.00    1.38 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.52 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.53 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.20    1.73 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_1_wb_clk_i (net)
                  0.21    0.00    1.73 ^ clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    1.88 ^ clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.07    0.00    1.88 ^ clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.14    2.03 ^ clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.11    0.00    2.03 ^ clkbuf_5_24_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17    2.20 ^ clkbuf_5_24_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_5_24_0_wb_clk_i (net)
                  0.14    0.00    2.20 ^ clkbuf_6_48_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.37 ^ clkbuf_6_48_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_48_0_wb_clk_i (net)
                  0.12    0.00    2.37 ^ clkbuf_7_97_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.39    0.33    2.71 ^ clkbuf_7_97_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.07                           clknet_7_97_0_wb_clk_i (net)
                  0.39    0.00    2.71 ^ clkbuf_leaf_502_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    2.90 ^ clkbuf_leaf_502_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     5    0.02                           clknet_leaf_502_wb_clk_i (net)
                  0.05    0.00    2.90 ^ _75931_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.19    0.37    3.27 ^ _75931_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           soc8.cicmodule.ff2[31][6] (net)
                  0.19    0.00    3.27 ^ _64122_/A (sky130_fd_sc_hd__or2b_1)
                  0.09    0.15    3.42 ^ _64122_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _30582_ (net)
                  0.09    0.00    3.42 ^ _64125_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.14    0.17    3.59 ^ _64125_/X (sky130_fd_sc_hd__a21o_1)
     3    0.02                           _30585_ (net)
                  0.14    0.00    3.59 ^ _64133_/A1 (sky130_fd_sc_hd__a311oi_4)
                  0.06    0.11    3.70 v _64133_/Y (sky130_fd_sc_hd__a311oi_4)
     2    0.01                           _30592_ (net)
                  0.06    0.00    3.70 v _64135_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.03    0.15    3.85 v _64135_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _00783_ (net)
                  0.03    0.00    3.85 v hold8445/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.21    4.06 v hold8445/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net8740 (net)
                  0.04    0.00    4.06 v _75643_/D (sky130_fd_sc_hd__dfxtp_4)
                                  4.06   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    0.64 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    0.78 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.78 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.31    1.09 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    1.10 ^ clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.31 ^ clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.07    0.00    1.31 ^ clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.45 ^ clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.06    0.00    1.45 ^ clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.69 ^ clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.19    0.00    1.69 ^ clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.87 ^ clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.06    0.00    1.87 ^ clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    2.14 ^ clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.23    0.00    2.14 ^ clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.33 ^ clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.06    0.00    2.33 ^ clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.16    2.49 ^ clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.09    0.00    2.49 ^ clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.24    2.73 ^ clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.19    0.00    2.73 ^ clkbuf_6_37_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.21    2.94 ^ clkbuf_6_37_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_37_0_wb_clk_i (net)
                  0.10    0.00    2.94 ^ clkbuf_7_74_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.37    0.39    3.33 ^ clkbuf_7_74_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.07                           clknet_7_74_0_wb_clk_i (net)
                  0.37    0.00    3.33 ^ clkbuf_leaf_275_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    3.57 ^ clkbuf_leaf_275_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_275_wb_clk_i (net)
                  0.05    0.00    3.57 ^ _75643_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    3.82   clock uncertainty
                         -0.20    3.63   clock reconvergence pessimism
                         -0.04    3.59   library hold time
                                  3.59   data required time
-----------------------------------------------------------------------------
                                  3.59   data required time
                                 -4.06   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _76144_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75501_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.88 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    0.88 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.05 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.05 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.17 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.17 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.36 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_0_2_wb_clk_i (net)
                  0.19    0.00    1.36 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    1.51 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.51 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.73 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.22    0.00    1.73 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.88 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    1.88 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.16    2.04 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.04 ^ clkbuf_5_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.22    2.26 ^ clkbuf_5_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_3_0_wb_clk_i (net)
                  0.20    0.00    2.26 ^ clkbuf_6_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.44 ^ clkbuf_6_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_6_0_wb_clk_i (net)
                  0.11    0.00    2.44 ^ clkbuf_7_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.74    0.54    2.98 ^ clkbuf_7_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.14                           clknet_7_12_0_wb_clk_i (net)
                  0.74    0.00    2.99 ^ clkbuf_leaf_874_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.24    3.23 ^ clkbuf_leaf_874_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     5    0.02                           clknet_leaf_874_wb_clk_i (net)
                  0.06    0.00    3.23 ^ _76144_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.15    0.39    3.61 ^ _76144_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.05                           soc8.filt.X_iir[15] (net)
                  0.15    0.00    3.61 ^ hold2752/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.20    3.81 ^ hold2752/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           net3047 (net)
                  0.15    0.00    3.82 ^ _63701_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.13    3.94 ^ _63701_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00694_ (net)
                  0.04    0.00    3.94 ^ hold2753/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    4.16 ^ hold2753/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net3048 (net)
                  0.04    0.00    4.16 ^ _75501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.16   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_0_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.85 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.85 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.26    2.11 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.22    0.00    2.11 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    2.30 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    2.30 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19    2.49 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.50 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.76 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_2_0_wb_clk_i (net)
                  0.19    0.00    2.76 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.23    2.99 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_5_0_wb_clk_i (net)
                  0.13    0.00    2.99 ^ clkbuf_7_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.69    0.63    3.62 ^ clkbuf_7_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.13                           clknet_7_11_0_wb_clk_i (net)
                  0.69    0.00    3.63 ^ clkbuf_leaf_718_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.28    3.91 ^ clkbuf_leaf_718_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     3    0.01                           clknet_leaf_718_wb_clk_i (net)
                  0.05    0.00    3.91 ^ _75501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.16   clock uncertainty
                         -0.45    3.71   clock reconvergence pessimism
                         -0.03    3.68   library hold time
                                  3.68   data required time
-----------------------------------------------------------------------------
                                  3.68   data required time
                                 -4.16   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _76890_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76242_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.88 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    0.88 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.05 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.05 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.17 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.17 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.36 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_0_2_wb_clk_i (net)
                  0.19    0.00    1.36 ^ clkbuf_3_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    1.51 ^ clkbuf_3_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_1_0_wb_clk_i (net)
                  0.07    0.00    1.51 ^ clkbuf_3_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.22    1.74 ^ clkbuf_3_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_1_1_wb_clk_i (net)
                  0.24    0.00    1.74 ^ clkbuf_4_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.16    1.90 ^ clkbuf_4_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_3_0_wb_clk_i (net)
                  0.06    0.00    1.90 ^ clkbuf_4_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.07 ^ clkbuf_4_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_3_1_wb_clk_i (net)
                  0.16    0.00    2.07 ^ clkbuf_5_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.22    2.29 ^ clkbuf_5_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_7_0_wb_clk_i (net)
                  0.19    0.00    2.29 ^ clkbuf_6_14_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19    2.48 ^ clkbuf_6_14_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_14_0_wb_clk_i (net)
                  0.13    0.00    2.49 ^ clkbuf_7_29_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.55    0.43    2.92 ^ clkbuf_7_29_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.10                           clknet_7_29_0_wb_clk_i (net)
                  0.55    0.00    2.92 ^ clkbuf_leaf_53_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.24    3.16 ^ clkbuf_leaf_53_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.04                           clknet_leaf_53_wb_clk_i (net)
                  0.07    0.00    3.16 ^ _76890_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.38    3.54 ^ _76890_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           soc1.amp[3] (net)
                  0.20    0.00    3.54 ^ _49038_/A (sky130_fd_sc_hd__buf_4)
                  0.17    0.23    3.77 ^ _49038_/X (sky130_fd_sc_hd__buf_4)
     5    0.06                           _18676_ (net)
                  0.17    0.00    3.77 ^ _49045_/A1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.18    3.95 ^ _49045_/X (sky130_fd_sc_hd__o31a_1)
     1    0.01                           _18683_ (net)
                  0.10    0.00    3.95 ^ _49046_/B (sky130_fd_sc_hd__xnor2_1)
                  0.06    0.08    4.03 v _49046_/Y (sky130_fd_sc_hd__xnor2_1)
     2    0.01                           _18684_ (net)
                  0.06    0.00    4.03 v _65926_/A1_N (sky130_fd_sc_hd__a2bb2o_1)
                  0.04    0.23    4.26 ^ _65926_/X (sky130_fd_sc_hd__a2bb2o_1)
     1    0.00                           _01374_ (net)
                  0.04    0.00    4.26 ^ _76242_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    0.64 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.64 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    0.78 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.78 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.31    1.09 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.29    0.01    1.10 ^ clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.31 ^ clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.07    0.00    1.31 ^ clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.45 ^ clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.06    0.00    1.45 ^ clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.69 ^ clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.19    0.00    1.69 ^ clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.87 ^ clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.06    0.00    1.87 ^ clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    2.14 ^ clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.23    0.00    2.14 ^ clkbuf_4_8_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.20    2.33 ^ clkbuf_4_8_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_8_0_wb_clk_i (net)
                  0.07    0.00    2.33 ^ clkbuf_4_8_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19    2.53 ^ clkbuf_4_8_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_8_1_wb_clk_i (net)
                  0.13    0.00    2.53 ^ clkbuf_5_16_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.79 ^ clkbuf_5_16_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_16_0_wb_clk_i (net)
                  0.19    0.00    2.79 ^ clkbuf_6_32_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.21    3.00 ^ clkbuf_6_32_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_32_0_wb_clk_i (net)
                  0.10    0.00    3.00 ^ clkbuf_7_64_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.37    0.39    3.38 ^ clkbuf_7_64_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.07                           clknet_7_64_0_wb_clk_i (net)
                  0.37    0.00    3.39 ^ clkbuf_leaf_89_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.23    3.62 ^ clkbuf_leaf_89_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_89_wb_clk_i (net)
                  0.04    0.00    3.62 ^ _76242_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    3.87   clock uncertainty
                         -0.06    3.80   clock reconvergence pessimism
                         -0.03    3.77   library hold time
                                  3.77   data required time
-----------------------------------------------------------------------------
                                  3.77   data required time
                                 -4.26   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _76135_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75492_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.88 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    0.88 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.05 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.05 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.17 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.17 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.36 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_0_2_wb_clk_i (net)
                  0.19    0.00    1.36 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    1.51 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.51 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.73 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.22    0.00    1.73 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.88 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    1.88 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.16    2.04 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.04 ^ clkbuf_5_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.22    2.26 ^ clkbuf_5_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_3_0_wb_clk_i (net)
                  0.20    0.00    2.26 ^ clkbuf_6_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.44 ^ clkbuf_6_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_6_0_wb_clk_i (net)
                  0.11    0.00    2.44 ^ clkbuf_7_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.74    0.54    2.98 ^ clkbuf_7_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.14                           clknet_7_12_0_wb_clk_i (net)
                  0.74    0.00    2.99 ^ clkbuf_leaf_726_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    3.24 ^ clkbuf_leaf_726_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_726_wb_clk_i (net)
                  0.06    0.00    3.24 ^ _76135_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.36    3.60 ^ _76135_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           soc8.filt.X_iir[6] (net)
                  0.12    0.00    3.60 ^ hold3256/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.20    3.80 ^ hold3256/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           net3551 (net)
                  0.13    0.00    3.81 ^ _63689_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.12    3.93 ^ _63689_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00685_ (net)
                  0.04    0.00    3.93 ^ hold3257/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.21    4.14 ^ hold3257/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net3552 (net)
                  0.04    0.00    4.14 ^ _75492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.14   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_0_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.85 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.85 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.26    2.11 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.22    0.00    2.11 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    2.30 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    2.30 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19    2.49 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.50 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.76 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_2_0_wb_clk_i (net)
                  0.19    0.00    2.76 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.23    2.99 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_5_0_wb_clk_i (net)
                  0.13    0.00    2.99 ^ clkbuf_7_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.61    3.60 ^ clkbuf_7_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.12                           clknet_7_10_0_wb_clk_i (net)
                  0.65    0.00    3.60 ^ clkbuf_leaf_719_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.29    3.89 ^ clkbuf_leaf_719_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     5    0.02                           clknet_leaf_719_wb_clk_i (net)
                  0.06    0.00    3.89 ^ _75492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.14   clock uncertainty
                         -0.45    3.69   clock reconvergence pessimism
                         -0.03    3.66   library hold time
                                  3.66   data required time
-----------------------------------------------------------------------------
                                  3.66   data required time
                                 -4.14   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _73055_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _73108_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.29 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.29 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.25    0.88 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    0.88 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.05 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.05 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.17 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.17 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.19    1.36 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_0_2_wb_clk_i (net)
                  0.19    0.00    1.36 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    1.51 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.51 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.73 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.22    0.00    1.73 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.88 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    1.88 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.16    2.04 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.04 ^ clkbuf_5_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.22    2.26 ^ clkbuf_5_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_3_0_wb_clk_i (net)
                  0.20    0.00    2.26 ^ clkbuf_6_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.44 ^ clkbuf_6_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_7_0_wb_clk_i (net)
                  0.11    0.00    2.44 ^ clkbuf_7_15_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.49    2.93 ^ clkbuf_7_15_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_7_15_0_wb_clk_i (net)
                  0.65    0.00    2.93 ^ clkbuf_leaf_737_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    3.18 ^ clkbuf_leaf_737_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_737_wb_clk_i (net)
                  0.06    0.00    3.18 ^ _73055_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.13    0.37    3.55 ^ _73055_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.04                           soc4.pcm_load[11] (net)
                  0.13    0.00    3.56 ^ _56800_/A (sky130_fd_sc_hd__or2b_1)
                  0.05    0.11    3.67 ^ _56800_/X (sky130_fd_sc_hd__or2b_1)
     1    0.00                           _25582_ (net)
                  0.05    0.00    3.67 ^ _56801_/A3 (sky130_fd_sc_hd__a32o_1)
                  0.05    0.14    3.80 ^ _56801_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _04110_ (net)
                  0.05    0.00    3.80 ^ hold810/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.06    0.48    4.29 ^ hold810/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00                           net1106 (net)
                  0.06    0.00    4.29 ^ hold811/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    4.51 ^ hold811/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net1105 (net)
                  0.04    0.00    4.51 ^ _73108_/D (sky130_fd_sc_hd__dfxtp_4)
                                  4.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14    0.14 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.77 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.77 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.29    0.30    1.07 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_0_3_wb_clk_i (net)
                  0.29    0.01    1.08 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.29 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.29 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.43 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    1.66 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.19    0.00    1.66 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    1.85 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.07    0.00    1.85 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    2.11 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.23    0.00    2.12 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.19    2.31 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.06    0.00    2.31 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.51 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.14    0.00    2.51 ^ clkbuf_5_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.27    2.78 ^ clkbuf_5_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_12_0_wb_clk_i (net)
                  0.20    0.00    2.78 ^ clkbuf_6_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.24    3.02 ^ clkbuf_6_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_25_0_wb_clk_i (net)
                  0.13    0.00    3.02 ^ clkbuf_7_51_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.74    0.68    3.70 ^ clkbuf_7_51_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.14                           clknet_7_51_0_wb_clk_i (net)
                  0.74    0.00    3.70 ^ clkbuf_leaf_527_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.29    3.99 ^ clkbuf_leaf_527_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_527_wb_clk_i (net)
                  0.05    0.00    3.99 ^ _73108_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    4.24   clock uncertainty
                         -0.19    4.05   clock reconvergence pessimism
                         -0.03    4.02   library hold time
                                  4.02   data required time
-----------------------------------------------------------------------------
                                  4.02   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.41 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.41 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.54 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.54 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.82 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.26   21.08 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   21.09 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.21   21.29 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.29 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   21.43 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.43 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   21.64 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.64 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.81 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.81 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.23   22.04 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   22.04 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19   22.23 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   22.23 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15   22.38 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   22.38 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   22.59 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.59 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.20   22.80 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.80 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.36   23.15 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   23.16 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   23.45 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   23.45 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.49 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   23.49 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.41   23.91 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.04                           mic.tmp2 (net)
                  0.08    0.00   23.91 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   24.17 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.06                           net45 (net)
                  0.23    0.01   24.18 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.44 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.52 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.77 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   24.85 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.14 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.14 ^ io_out[0] (out)
                                 25.14   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.14   data arrival time
-----------------------------------------------------------------------------
                                  9.61   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.39    0.17    5.40 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.12    5.52 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _06119_ (net)
                  0.09    0.00    5.52 v _36188_/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    5.72 v _36188_/X (sky130_fd_sc_hd__buf_12)
     5    0.14                           _06120_ (net)
                  0.09    0.03    5.74 v _36189_/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.20    5.94 v _36189_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06121_ (net)
                  0.07    0.00    5.94 v _36190_/B (sky130_fd_sc_hd__and2_1)
                  0.04    0.18    6.12 v _36190_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _06122_ (net)
                  0.04    0.00    6.12 v _36191_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    6.43 v _36191_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _06123_ (net)
                  0.06    0.00    6.43 v _36192_/C (sky130_fd_sc_hd__or3_1)
                  0.07    0.33    6.77 v _36192_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.77 v hold7436/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.28    7.05 v hold7436/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net7731 (net)
                  0.04    0.00    7.05 v _36193_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    7.14 v _36193_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01330_ (net)
                  0.03    0.00    7.14 v hold7435/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    7.40 v hold7435/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net7730 (net)
                  0.04    0.00    7.40 v _76198_/D (sky130_fd_sc_hd__dfxtp_4)
                                  7.40   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.88 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.34 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.34 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.48 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.48 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.82 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.82 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.95 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.95 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.12 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.12 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.29 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.29 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.58 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.58 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.82 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   22.82 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   22.86 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   22.86 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.25   22.61   clock uncertainty
                          0.00   22.61   clock reconvergence pessimism
                         -0.12   22.49   library setup time
                                 22.49   data required time
-----------------------------------------------------------------------------
                                 22.49   data required time
                                 -7.40   data arrival time
-----------------------------------------------------------------------------
                                 15.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76193_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.38    0.16    5.39 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.34    5.74 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           _06130_ (net)
                  0.15    0.00    5.74 ^ _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.17    0.24    5.97 ^ _36200_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06131_ (net)
                  0.17    0.01    5.99 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.10    0.08    6.07 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.10    0.00    6.07 v _36209_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.20    6.26 v _36209_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _06137_ (net)
                  0.04    0.00    6.26 v _36210_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    6.35 v _36210_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01325_ (net)
                  0.03    0.00    6.35 v hold10058/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    6.61 v hold10058/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net10353 (net)
                  0.04    0.00    6.61 v _76193_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.61   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.88 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.34 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.34 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.48 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.48 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.82 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.82 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.95 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.95 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.12 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.12 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.29 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.29 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.58 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.58 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.82 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   22.82 v _65832__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.86 ^ _65832__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net291 (net)
                  0.02    0.00   22.86 ^ _76193_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.61   clock uncertainty
                          0.00   22.61   clock reconvergence pessimism
                         -0.12   22.49   library setup time
                                 22.49   data required time
-----------------------------------------------------------------------------
                                 22.49   data required time
                                 -6.61   data arrival time
-----------------------------------------------------------------------------
                                 15.88   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76195_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.18 v input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.28    0.14    5.32 v _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.33    5.65 v _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06130_ (net)
                  0.10    0.00    5.65 v _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.21    5.86 v _36200_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06131_ (net)
                  0.08    0.01    5.87 v _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.20    0.22    6.09 ^ _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.20    0.00    6.09 ^ _36203_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.07    0.10    6.20 v _36203_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.00                           _06133_ (net)
                  0.07    0.00    6.20 v _36204_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.11    0.13    6.33 ^ _36204_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _01327_ (net)
                  0.11    0.00    6.33 ^ hold7145/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.30    6.62 ^ hold7145/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net7440 (net)
                  0.05    0.00    6.62 ^ _76195_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.62   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.88 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.34 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.34 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.48 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.48 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.82 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.82 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.95 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.95 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.12 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.12 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.29 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.29 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.58 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.58 v clkbuf_leaf_267_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.82 v clkbuf_leaf_267_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_267_wb_clk_i (net)
                  0.04    0.00   22.82 v _65834__3/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.86 ^ _65834__3/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net293 (net)
                  0.02    0.00   22.86 ^ _76195_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.61   clock uncertainty
                          0.00   22.61   clock reconvergence pessimism
                         -0.06   22.55   library setup time
                                 22.55   data required time
-----------------------------------------------------------------------------
                                 22.55   data required time
                                 -6.62   data arrival time
-----------------------------------------------------------------------------
                                 15.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76194_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     5    0.24                           net10 (net)
                  0.38    0.16    5.39 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.34    5.74 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           _06130_ (net)
                  0.15    0.00    5.74 ^ _36205_/A (sky130_fd_sc_hd__buf_6)
                  0.15    0.23    5.96 ^ _36205_/X (sky130_fd_sc_hd__buf_6)
     5    0.07                           _06134_ (net)
                  0.15    0.00    5.97 ^ _36206_/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.22    6.19 ^ _36206_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06135_ (net)
                  0.15    0.02    6.21 ^ _36207_/A (sky130_fd_sc_hd__buf_8)
                  0.15    0.22    6.43 ^ _36207_/X (sky130_fd_sc_hd__buf_8)
     5    0.09                           _06136_ (net)
                  0.15    0.00    6.43 ^ _36208_/A (sky130_fd_sc_hd__nor3_1)
                  0.05    0.08    6.51 v _36208_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _01326_ (net)
                  0.05    0.00    6.51 v _76194_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.51   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.44 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.44 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21   20.88 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   20.89 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.06 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.06 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.17 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.17 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.34 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.34 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.48 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.48 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.19   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.82 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.82 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   21.95 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   21.95 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   22.12 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.12 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17   22.29 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.29 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.29   22.58 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   22.58 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.24   22.82 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   22.82 v _65833__2/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   22.86 ^ _65833__2/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net292 (net)
                  0.02    0.00   22.86 ^ _76194_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.61   clock uncertainty
                          0.00   22.61   clock reconvergence pessimism
                         -0.12   22.49   library setup time
                                 22.49   data required time
-----------------------------------------------------------------------------
                                 22.49   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 15.98   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.41 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.41 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.54 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.54 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.82 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.26   21.08 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.20    0.01   21.09 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.21   21.29 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.05    0.00   21.29 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   21.43 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.43 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   21.64 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_2_2_wb_clk_i (net)
                  0.13    0.00   21.64 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.81 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.81 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.23   22.04 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.16    0.00   22.04 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19   22.23 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   22.23 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15   22.38 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_4_9_1_wb_clk_i (net)
                  0.06    0.00   22.38 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   22.59 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_18_0_wb_clk_i (net)
                  0.13    0.00   22.59 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.20   22.80 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.08    0.00   22.80 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.36   23.15 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           clknet_7_72_0_wb_clk_i (net)
                  0.30    0.00   23.16 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   23.45 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.04    0.00   23.45 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.49 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   23.49 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.41   23.91 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.04                           mic.tmp2 (net)
                  0.08    0.00   23.91 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   24.17 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.06                           net45 (net)
                  0.23    0.01   24.18 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.44 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.52 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.77 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   24.85 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.14 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.14 ^ io_out[0] (out)
                                 25.14   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.14   data arrival time
-----------------------------------------------------------------------------
                                  9.61   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.61

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.48
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_76174_/GATE_N v
   8.17
_73744_/CLK ^
   2.69      0.00       5.48

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.17e-03   4.23e-04   5.05e-08   6.60e-03  36.6%
Combinational          6.44e-03   5.01e-03   2.33e-07   1.14e-02  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e-02   5.43e-03   2.84e-07   1.80e-02 100.0%
                          69.9%      30.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 713758 u^2 9% utilization.
area_report_end
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO]: Incremented step index to 13.
[INFO]: Writing Verilog...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 174955 components and 636377 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 464156 connections.
[INFO ODB-0133]     Created 55228 nets and 172015 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.resized.v
[INFO]: Routing...
Current DEF: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
Routing Current DEF: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO]: Skipping Resizer Timing Optimizations.
[INFO]: Incremented step index to 14.
[INFO]: Running Diode Insertion...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 174955 components and 636377 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 464156 connections.
[INFO ODB-0133]     Created 55228 nets and 172015 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
Design name: user_proj_example
Inserted 18077 diodes.
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO]: Incremented step index to 15.
[INFO]: Running Detailed Placement...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 196455 components and 743877 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 550156 connections.
[INFO ODB-0133]     Created 55228 nets and 193515 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
Placement Analysis
---------------------------------
total displacement     100185.2 u
average displacement        0.5 u
max displacement           44.2 u
original HPWL         2303091.8 u
legalized HPWL        2380973.2 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 30994 instances
[INFO DPL-0021] HPWL before          2380973.2 u
[INFO DPL-0022] HPWL after           2323443.2 u
[INFO DPL-0023] HPWL delta               -2.4 %
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO]: Incremented step index to 16.
[INFO]: Writing Verilog...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 196455 components and 743877 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 550156 connections.
[INFO ODB-0133]     Created 55228 nets and 193515 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.resized.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example_diodes.v
[INFO]: Incremented step index to 17.
[INFO]: Running Fill Insertion...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 196455 components and 743877 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 550156 connections.
[INFO ODB-0133]     Created 55228 nets and 193515 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def
[INFO DPL-0001] Placed 708596 filler instances.
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/18-fill.def
[INFO]: Incremented step index to 18.
[INFO]: Running Global Routing...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/18-fill.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0094] 		Created 500000 Insts
[INFO ODB-0094] 		Created 600000 Insts
[INFO ODB-0094] 		Created 700000 Insts
[INFO ODB-0094] 		Created 800000 Insts
[INFO ODB-0094] 		Created 900000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 905051 components and 3578261 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 3384540 connections.
[INFO ODB-0133]     Created 55228 nets and 193515 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/18-fill.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:18:34 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
-congestion_iterations 50 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 1224 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 65
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 91845

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal    3511180       1421550          59.51%
met2       Vertical      2633385       1755264          33.35%
met3       Horizontal    1755590       1227330          30.09%
met4       Vertical      1228913        702912          42.80%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 256413
[INFO GRT-0198] Via related Steiner nodes: 6441
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 298285
[INFO GRT-0112] Final usage 3D: 1264369

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1           1421550        139991            9.85%             0 /  0 /  0
met2           1755264        170034            9.69%             0 /  0 /  0
met3           1227330         28431            2.32%             0 /  0 /  0
met4            702912         31058            4.42%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          5107056        369514            7.24%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 3604905 um
[INFO GRT-0014] Routed nets: 54906
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _75637_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75547_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10    0.10 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.27 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.27 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.38 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.38 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.12    0.50 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.08    0.00    0.50 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.62 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.24    0.86 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.27    0.01    0.87 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.04 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.07    0.00    1.04 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.16 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.07    0.00    1.16 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.23    1.39 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_2_3_2_wb_clk_i (net)
                  0.25    0.00    1.39 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.56 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.07    0.00    1.56 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.23    1.79 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_3_6_1_wb_clk_i (net)
                  0.25    0.00    1.79 ^ clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.96 ^ clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.07    0.00    1.96 ^ clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15    2.11 ^ clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.12    0.00    2.11 ^ clkbuf_5_24_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.31 ^ clkbuf_5_24_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_5_24_0_wb_clk_i (net)
                  0.16    0.00    2.31 ^ clkbuf_6_48_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19    2.49 ^ clkbuf_6_48_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_48_0_wb_clk_i (net)
                  0.13    0.00    2.49 ^ clkbuf_7_96_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.41    0.35    2.84 ^ clkbuf_7_96_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.08                           clknet_7_96_0_wb_clk_i (net)
                  0.41    0.00    2.84 ^ clkbuf_leaf_503_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.21    3.05 ^ clkbuf_leaf_503_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_503_wb_clk_i (net)
                  0.06    0.00    3.05 ^ _75637_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.43    3.48 v _75637_/Q (sky130_fd_sc_hd__dfxtp_4)
     6    0.14                           soc8.cic_out[5] (net)
                  0.18    0.00    3.48 v hold115/A (sky130_fd_sc_hd__buf_12)
                  0.03    0.17    3.65 v hold115/X (sky130_fd_sc_hd__buf_12)
     3    0.02                           net410 (net)
                  0.03    0.00    3.65 v hold9350/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    3.82 v hold9350/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.11                           net9645 (net)
                  0.08    0.01    3.83 v _63790_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.18    4.01 v _63790_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00740_ (net)
                  0.04    0.00    4.01 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.06    0.50    4.51 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00                           net409 (net)
                  0.06    0.00    4.51 v hold114/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    4.74 v hold114/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net408 (net)
                  0.04    0.00    4.74 v _75547_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.33 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.46 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.46 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.60 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.60 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.74 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.74 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.32    0.34    1.08 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.06                           clknet_1_0_3_wb_clk_i (net)
                  0.32    0.01    1.08 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.22    1.30 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.30 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.44 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.44 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    1.71 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.23    0.00    1.71 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    1.90 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.90 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.27    2.18 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.24    0.00    2.18 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.20    2.38 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    2.38 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.58 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.14    0.00    2.58 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.28    2.86 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_2_0_wb_clk_i (net)
                  0.21    0.00    2.86 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.26    3.12 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_6_5_0_wb_clk_i (net)
                  0.15    0.00    3.12 ^ clkbuf_7_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.70    3.82 ^ clkbuf_7_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    20    0.14                           clknet_7_11_0_wb_clk_i (net)
                  0.77    0.00    3.82 ^ clkbuf_leaf_721_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    4.15 ^ clkbuf_leaf_721_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_721_wb_clk_i (net)
                  0.08    0.00    4.15 ^ _75547_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.40   clock uncertainty
                         -0.06    4.34   clock reconvergence pessimism
                         -0.05    4.29   library hold time
                                  4.29   data required time
-----------------------------------------------------------------------------
                                  4.29   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _75642_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75552_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10    0.10 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.27 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.27 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.38 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.38 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.12    0.50 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.08    0.00    0.50 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.62 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.24    0.86 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.27    0.01    0.87 ^ clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.18    1.05 ^ clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.08    0.00    1.05 ^ clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.16 ^ clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.21    1.37 ^ clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.21    0.00    1.38 ^ clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.53 ^ clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.07    0.00    1.53 ^ clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.23    1.76 ^ clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_3_4_1_wb_clk_i (net)
                  0.25    0.00    1.76 ^ clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.93 ^ clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.07    0.00    1.93 ^ clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14    2.07 ^ clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.10    0.00    2.07 ^ clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    2.28 ^ clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.20    0.00    2.28 ^ clkbuf_6_37_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.45 ^ clkbuf_6_37_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_37_0_wb_clk_i (net)
                  0.11    0.00    2.45 ^ clkbuf_7_75_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.29    2.75 ^ clkbuf_7_75_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.06                           clknet_7_75_0_wb_clk_i (net)
                  0.33    0.00    2.75 ^ clkbuf_leaf_278_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    2.93 ^ clkbuf_leaf_278_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     3    0.01                           clknet_leaf_278_wb_clk_i (net)
                  0.04    0.00    2.93 ^ _75642_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.42    3.35 v _75642_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.14                           soc8.cic_out[10] (net)
                  0.18    0.00    3.35 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.17    0.67    4.02 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.03                           net373 (net)
                  0.17    0.00    4.02 v hold78/A (sky130_fd_sc_hd__buf_12)
                  0.03    0.17    4.19 v hold78/X (sky130_fd_sc_hd__buf_12)
     4    0.03                           net372 (net)
                  0.03    0.00    4.19 v hold10185/A (sky130_fd_sc_hd__buf_8)
                  0.07    0.14    4.33 v hold10185/X (sky130_fd_sc_hd__buf_8)
     2    0.09                           net10480 (net)
                  0.07    0.01    4.34 v _63798_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.19    4.53 v _63798_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00745_ (net)
                  0.04    0.00    4.53 v hold79/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    4.74 v hold79/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net374 (net)
                  0.04    0.00    4.74 v _75552_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.33 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.46 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.46 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.60 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.60 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.74 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.74 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.32    0.34    1.08 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.06                           clknet_1_0_3_wb_clk_i (net)
                  0.32    0.01    1.08 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.22    1.30 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.30 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.44 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.44 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    1.71 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.23    0.00    1.71 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    1.90 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.90 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.27    2.18 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.24    0.00    2.18 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.20    2.38 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    2.38 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.58 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.14    0.00    2.58 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.28    2.86 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_2_0_wb_clk_i (net)
                  0.21    0.00    2.86 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.26    3.12 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_6_5_0_wb_clk_i (net)
                  0.15    0.00    3.12 ^ clkbuf_7_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.70    3.82 ^ clkbuf_7_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    20    0.14                           clknet_7_11_0_wb_clk_i (net)
                  0.77    0.00    3.82 ^ clkbuf_leaf_720_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    4.15 ^ clkbuf_leaf_720_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_720_wb_clk_i (net)
                  0.08    0.00    4.15 ^ _75552_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.40   clock uncertainty
                         -0.06    4.34   clock reconvergence pessimism
                         -0.04    4.30   library hold time
                                  4.30   data required time
-----------------------------------------------------------------------------
                                  4.30   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _75639_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75549_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10    0.10 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.27 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.27 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.38 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.38 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.12    0.50 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.08    0.00    0.50 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.62 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.24    0.86 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.27    0.01    0.87 ^ clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.18    1.05 ^ clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.08    0.00    1.05 ^ clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.16 ^ clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.21    1.37 ^ clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.21    0.00    1.38 ^ clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.53 ^ clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.07    0.00    1.53 ^ clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.23    1.76 ^ clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_3_4_1_wb_clk_i (net)
                  0.25    0.00    1.76 ^ clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.93 ^ clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.07    0.00    1.93 ^ clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14    2.07 ^ clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.10    0.00    2.07 ^ clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    2.28 ^ clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.20    0.00    2.28 ^ clkbuf_6_37_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.18    2.45 ^ clkbuf_6_37_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_6_37_0_wb_clk_i (net)
                  0.11    0.00    2.45 ^ clkbuf_7_74_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.41    0.34    2.80 ^ clkbuf_7_74_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.08                           clknet_7_74_0_wb_clk_i (net)
                  0.41    0.00    2.80 ^ clkbuf_leaf_275_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    3.01 ^ clkbuf_leaf_275_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_275_wb_clk_i (net)
                  0.05    0.00    3.01 ^ _75639_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.16    0.41    3.42 v _75639_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.12                           soc8.cic_out[7] (net)
                  0.16    0.00    3.42 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.13    0.62    4.04 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02                           net400 (net)
                  0.13    0.00    4.04 v hold105/A (sky130_fd_sc_hd__buf_12)
                  0.04    0.16    4.20 v hold105/X (sky130_fd_sc_hd__buf_12)
     8    0.04                           net399 (net)
                  0.04    0.00    4.20 v hold10225/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.15    4.34 v hold10225/X (sky130_fd_sc_hd__buf_8)
     2    0.10                           net10520 (net)
                  0.08    0.01    4.35 v _63793_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.18    4.54 v _63793_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00742_ (net)
                  0.04    0.00    4.54 v hold106/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.21    4.75 v hold106/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net401 (net)
                  0.04    0.00    4.75 v _75549_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.33 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.46 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.46 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.60 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.60 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.74 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.74 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.32    0.34    1.08 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.06                           clknet_1_0_3_wb_clk_i (net)
                  0.32    0.01    1.08 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.22    1.30 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.30 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.44 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.44 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    1.71 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.23    0.00    1.71 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    1.90 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.90 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.27    2.18 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.24    0.00    2.18 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.20    2.38 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    2.38 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.58 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.14    0.00    2.58 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.28    2.86 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_2_0_wb_clk_i (net)
                  0.21    0.00    2.86 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.26    3.12 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_6_5_0_wb_clk_i (net)
                  0.15    0.00    3.12 ^ clkbuf_7_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.70    3.82 ^ clkbuf_7_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    20    0.14                           clknet_7_11_0_wb_clk_i (net)
                  0.77    0.00    3.82 ^ clkbuf_leaf_720_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    4.15 ^ clkbuf_leaf_720_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_720_wb_clk_i (net)
                  0.08    0.00    4.15 ^ _75549_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.40   clock uncertainty
                         -0.06    4.34   clock reconvergence pessimism
                         -0.04    4.30   library hold time
                                  4.30   data required time
-----------------------------------------------------------------------------
                                  4.30   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _75638_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75548_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10    0.10 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.27 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.27 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.38 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.38 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.12    0.50 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.08    0.00    0.50 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    0.62 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.24    0.86 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.27    0.01    0.87 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.04 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.07    0.00    1.04 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.16 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.07    0.00    1.16 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.23    1.39 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_2_3_2_wb_clk_i (net)
                  0.25    0.00    1.39 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.56 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.07    0.00    1.56 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.23    1.79 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_3_6_1_wb_clk_i (net)
                  0.25    0.00    1.79 ^ clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.96 ^ clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.07    0.00    1.96 ^ clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15    2.11 ^ clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.12    0.00    2.11 ^ clkbuf_5_24_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.31 ^ clkbuf_5_24_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_5_24_0_wb_clk_i (net)
                  0.16    0.00    2.31 ^ clkbuf_6_48_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19    2.49 ^ clkbuf_6_48_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_48_0_wb_clk_i (net)
                  0.13    0.00    2.49 ^ clkbuf_7_97_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.43    0.36    2.86 ^ clkbuf_7_97_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.08                           clknet_7_97_0_wb_clk_i (net)
                  0.43    0.00    2.86 ^ clkbuf_leaf_276_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.22    3.07 ^ clkbuf_leaf_276_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_276_wb_clk_i (net)
                  0.06    0.00    3.08 ^ _75638_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.18    0.43    3.50 v _75638_/Q (sky130_fd_sc_hd__dfxtp_4)
     6    0.14                           soc8.cic_out[6] (net)
                  0.18    0.00    3.50 v hold124/A (sky130_fd_sc_hd__buf_12)
                  0.03    0.17    3.67 v hold124/X (sky130_fd_sc_hd__buf_12)
     3    0.02                           net419 (net)
                  0.03    0.00    3.67 v hold9509/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.14    3.82 v hold9509/X (sky130_fd_sc_hd__buf_12)
     2    0.12                           net9804 (net)
                  0.07    0.01    3.83 v _63792_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.18    4.01 v _63792_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00741_ (net)
                  0.04    0.00    4.01 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.06    0.51    4.52 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01                           net418 (net)
                  0.06    0.00    4.52 v hold123/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    4.75 v hold123/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net417 (net)
                  0.05    0.00    4.75 v _75548_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.33 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.46 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.46 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    0.60 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.60 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.74 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.74 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.32    0.34    1.08 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.06                           clknet_1_0_3_wb_clk_i (net)
                  0.32    0.01    1.08 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.22    1.30 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.07    0.00    1.30 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.44 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.06    0.00    1.44 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.27    1.71 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.23    0.00    1.71 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.19    1.90 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.07    0.00    1.90 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.27    2.18 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_0_1_wb_clk_i (net)
                  0.24    0.00    2.18 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.20    2.38 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.07    0.00    2.38 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.58 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.14    0.00    2.58 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.28    2.86 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_2_0_wb_clk_i (net)
                  0.21    0.00    2.86 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.26    3.12 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_6_5_0_wb_clk_i (net)
                  0.15    0.00    3.12 ^ clkbuf_7_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.70    3.82 ^ clkbuf_7_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    20    0.14                           clknet_7_11_0_wb_clk_i (net)
                  0.77    0.00    3.82 ^ clkbuf_leaf_720_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.33    4.15 ^ clkbuf_leaf_720_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_720_wb_clk_i (net)
                  0.08    0.00    4.15 ^ _75548_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.40   clock uncertainty
                         -0.06    4.34   clock reconvergence pessimism
                         -0.05    4.29   library hold time
                                  4.29   data required time
-----------------------------------------------------------------------------
                                  4.29   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _75353_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74742_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10    0.10 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.27 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.27 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.38 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.07    0.00    0.38 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.49 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.61 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.61 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.32    0.28    0.88 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.06                           clknet_1_0_3_wb_clk_i (net)
                  0.32    0.00    0.89 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.06 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.06 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.17 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.17 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.20    1.38 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_1_2_wb_clk_i (net)
                  0.21    0.00    1.38 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    1.54 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.08    0.00    1.54 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20    1.74 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_3_1_wb_clk_i (net)
                  0.19    0.00    1.74 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    1.89 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.07    0.00    1.89 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.07 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.16    0.00    2.07 ^ clkbuf_5_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.23    2.30 ^ clkbuf_5_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_13_0_wb_clk_i (net)
                  0.21    0.00    2.30 ^ clkbuf_6_27_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.50 ^ clkbuf_6_27_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_27_0_wb_clk_i (net)
                  0.14    0.00    2.50 ^ clkbuf_7_54_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.92    0.66    3.17 ^ clkbuf_7_54_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    24    0.17                           clknet_7_54_0_wb_clk_i (net)
                  0.92    0.00    3.17 ^ clkbuf_leaf_538_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    3.42 ^ clkbuf_leaf_538_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     5    0.02                           clknet_leaf_538_wb_clk_i (net)
                  0.06    0.00    3.43 ^ _75353_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.12    0.39    3.81 v _75353_/Q (sky130_fd_sc_hd__dfxtp_4)
    10    0.09                           soc7.filt.X_iir[6] (net)
                  0.12    0.00    3.81 v hold3060/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.17    3.98 v hold3060/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net3355 (net)
                  0.09    0.00    3.98 v _61488_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.05    0.20    4.18 v _61488_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _05638_ (net)
                  0.05    0.00    4.18 v hold3059/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.22    4.40 v hold3059/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net3354 (net)
                  0.05    0.00    4.40 v _74742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.33 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.33 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.46 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.07    0.00    0.46 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.15    0.62 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.08    0.00    0.62 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.15    0.76 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.76 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.29    1.06 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.27    0.01    1.06 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.28 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.07    0.00    1.28 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    1.42 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.07    0.00    1.42 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.28    1.70 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_2_3_2_wb_clk_i (net)
                  0.25    0.00    1.70 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.20    1.90 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.07    0.00    1.90 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.28    2.19 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_3_6_1_wb_clk_i (net)
                  0.25    0.00    2.19 ^ clkbuf_4_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.21    2.40 ^ clkbuf_4_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_13_0_wb_clk_i (net)
                  0.08    0.00    2.40 ^ clkbuf_4_13_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.20    2.60 ^ clkbuf_4_13_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_4_13_1_wb_clk_i (net)
                  0.14    0.00    2.60 ^ clkbuf_5_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.27    2.88 ^ clkbuf_5_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_26_0_wb_clk_i (net)
                  0.20    0.00    2.88 ^ clkbuf_6_52_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.24    3.12 ^ clkbuf_6_52_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_52_0_wb_clk_i (net)
                  0.14    0.00    3.12 ^ clkbuf_7_104_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.39    0.42    3.54 ^ clkbuf_7_104_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.07                           clknet_7_104_0_wb_clk_i (net)
                  0.39    0.00    3.54 ^ clkbuf_leaf_487_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    3.80 ^ clkbuf_leaf_487_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.04                           clknet_leaf_487_wb_clk_i (net)
                  0.06    0.00    3.80 ^ _74742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.05   clock uncertainty
                         -0.06    3.99   clock reconvergence pessimism
                         -0.05    3.94   library hold time
                                  3.94   data required time
-----------------------------------------------------------------------------
                                  3.94   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.37 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.37 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.51 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.51 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14   20.65 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.06    0.00   20.65 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.79 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.79 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25   21.04 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.19    0.01   21.05 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21   21.25 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.06    0.00   21.26 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.39 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.39 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.22   21.61 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.15    0.00   21.62 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18   21.80 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.80 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.24   22.04 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.17    0.00   22.04 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.20   22.24 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   22.24 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16   22.39 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.07    0.00   22.40 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22   22.62 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.14    0.00   22.62 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.22   22.84 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.10    0.00   22.84 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.35    0.41   23.25 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.09                           clknet_7_72_0_wb_clk_i (net)
                  0.35    0.00   23.25 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.32   23.57 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.05    0.00   23.57 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.05   23.62 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   23.62 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.42   24.03 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.05                           mic.tmp2 (net)
                  0.08    0.01   24.04 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   24.30 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     2    0.06                           net45 (net)
                  0.23    0.01   24.31 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.24   24.55 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     2    0.16                           net80 (net)
                  0.23    0.08   24.63 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.17    0.24   24.88 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     2    0.16                           net79 (net)
                  0.23    0.08   24.96 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.30   25.25 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.19    0.00   25.25 ^ io_out[0] (out)
                                 25.25   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.25   data arrival time
-----------------------------------------------------------------------------
                                  9.50   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     2    0.02                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.27    0.25    5.27 ^ input10/X (sky130_fd_sc_hd__buf_12)
    10    0.24                           net10 (net)
                  0.30    0.07    5.34 ^ _36187_/A (sky130_fd_sc_hd__inv_2)
                  0.08    0.11    5.45 v _36187_/Y (sky130_fd_sc_hd__inv_2)
     2    0.02                           _06119_ (net)
                  0.08    0.00    5.46 v _36188_/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    5.66 v _36188_/X (sky130_fd_sc_hd__buf_12)
    10    0.14                           _06120_ (net)
                  0.08    0.01    5.66 v _36189_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.20    5.86 v _36189_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _06121_ (net)
                  0.08    0.00    5.87 v _36190_/B (sky130_fd_sc_hd__and2_1)
                  0.04    0.19    6.06 v _36190_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _06122_ (net)
                  0.04    0.00    6.06 v _36191_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    6.37 v _36191_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _06123_ (net)
                  0.06    0.00    6.37 v _36192_/C (sky130_fd_sc_hd__or3_1)
                  0.07    0.35    6.73 v _36192_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _06124_ (net)
                  0.07    0.00    6.73 v hold7436/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.29    7.02 v hold7436/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net7731 (net)
                  0.05    0.00    7.02 v _36193_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10    7.12 v _36193_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01330_ (net)
                  0.03    0.00    7.12 v hold7435/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27    7.38 v hold7435/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net7730 (net)
                  0.05    0.00    7.38 v _76198_/D (sky130_fd_sc_hd__dfxtp_4)
                                  7.38   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10   20.10 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21   20.30 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.31 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.41 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.41 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   20.53 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.06    0.00   20.53 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.65 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.65 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20   20.85 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.19    0.01   20.86 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17   21.03 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.06    0.00   21.03 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.14 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.14 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   21.32 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.15    0.00   21.32 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.20   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.17    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.16   21.83 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.83 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13   21.96 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.07    0.00   21.96 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   22.14 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.14    0.00   22.14 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.18   22.32 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.10    0.00   22.32 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.35    0.33   22.66 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.09                           clknet_7_72_0_wb_clk_i (net)
                  0.35    0.00   22.66 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26   22.92 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.05    0.00   22.92 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   22.96 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   22.96 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.25   22.71   clock uncertainty
                          0.00   22.71   clock reconvergence pessimism
                         -0.12   22.59   library setup time
                                 22.59   data required time
-----------------------------------------------------------------------------
                                 22.59   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                 15.21   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76193_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     2    0.02                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.27    0.25    5.27 ^ input10/X (sky130_fd_sc_hd__buf_12)
    10    0.24                           net10 (net)
                  0.30    0.06    5.34 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.18    0.35    5.69 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.06                           _06130_ (net)
                  0.18    0.00    5.69 ^ _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.28    5.97 ^ _36200_/X (sky130_fd_sc_hd__buf_8)
    10    0.13                           _06131_ (net)
                  0.21    0.01    5.97 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.10    0.09    6.06 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.10    0.00    6.06 v _36209_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.20    6.26 v _36209_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _06137_ (net)
                  0.04    0.00    6.26 v _36210_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10    6.36 v _36210_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _01325_ (net)
                  0.03    0.00    6.36 v hold10058/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27    6.63 v hold10058/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net10353 (net)
                  0.05    0.00    6.63 v _76193_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.63   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10   20.10 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21   20.30 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.31 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.41 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.41 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   20.53 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.06    0.00   20.53 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.65 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.65 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20   20.85 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.19    0.01   20.86 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17   21.03 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.06    0.00   21.03 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.14 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.14 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   21.32 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.15    0.00   21.32 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.20   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.17    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.16   21.83 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.83 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13   21.96 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.07    0.00   21.96 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   22.14 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.14    0.00   22.14 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.18   22.32 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.10    0.00   22.32 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.35    0.33   22.66 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.09                           clknet_7_72_0_wb_clk_i (net)
                  0.35    0.00   22.66 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26   22.92 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.05    0.00   22.92 v _65832__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   22.96 ^ _65832__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net291 (net)
                  0.02    0.00   22.96 ^ _76193_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.71   clock uncertainty
                          0.00   22.71   clock reconvergence pessimism
                         -0.12   22.59   library setup time
                                 22.59   data required time
-----------------------------------------------------------------------------
                                 22.59   data required time
                                 -6.63   data arrival time
-----------------------------------------------------------------------------
                                 15.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76194_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     2    0.02                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.27    0.25    5.27 ^ input10/X (sky130_fd_sc_hd__buf_12)
    10    0.24                           net10 (net)
                  0.30    0.06    5.34 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.18    0.35    5.69 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.06                           _06130_ (net)
                  0.18    0.00    5.69 ^ _36205_/A (sky130_fd_sc_hd__buf_6)
                  0.17    0.25    5.93 ^ _36205_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _06134_ (net)
                  0.17    0.01    5.94 ^ _36206_/A (sky130_fd_sc_hd__buf_12)
                  0.17    0.24    6.18 ^ _36206_/X (sky130_fd_sc_hd__buf_12)
    10    0.14                           _06135_ (net)
                  0.18    0.03    6.21 ^ _36207_/A (sky130_fd_sc_hd__buf_8)
                  0.16    0.23    6.43 ^ _36207_/X (sky130_fd_sc_hd__buf_8)
    10    0.09                           _06136_ (net)
                  0.16    0.00    6.44 ^ _36208_/A (sky130_fd_sc_hd__nor3_1)
                  0.06    0.10    6.53 v _36208_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _01326_ (net)
                  0.06    0.00    6.53 v _76194_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.53   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10   20.10 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21   20.30 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.31 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.41 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.41 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   20.53 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.06    0.00   20.53 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.65 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.65 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20   20.85 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.19    0.01   20.86 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17   21.03 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.06    0.00   21.03 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.14 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.14 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   21.32 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.15    0.00   21.32 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.20   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.17    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.16   21.83 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.83 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13   21.96 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.07    0.00   21.96 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   22.14 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.14    0.00   22.14 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.18   22.32 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.10    0.00   22.32 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.35    0.33   22.66 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.09                           clknet_7_72_0_wb_clk_i (net)
                  0.35    0.00   22.66 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26   22.92 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.05    0.00   22.92 v _65833__2/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   22.96 ^ _65833__2/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net292 (net)
                  0.02    0.00   22.96 ^ _76194_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.71   clock uncertainty
                          0.00   22.71   clock reconvergence pessimism
                         -0.12   22.59   library setup time
                                 22.59   data required time
-----------------------------------------------------------------------------
                                 22.59   data required time
                                 -6.53   data arrival time
-----------------------------------------------------------------------------
                                 16.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _76195_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     2    0.02                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.27    0.25    5.27 ^ input10/X (sky130_fd_sc_hd__buf_12)
    10    0.24                           net10 (net)
                  0.30    0.06    5.34 ^ _36199_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.18    0.35    5.69 ^ _36199_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.06                           _06130_ (net)
                  0.18    0.00    5.69 ^ _36200_/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.28    5.97 ^ _36200_/X (sky130_fd_sc_hd__buf_8)
    10    0.13                           _06131_ (net)
                  0.21    0.01    5.97 ^ _36201_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.10    0.09    6.06 v _36201_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _06132_ (net)
                  0.10    0.00    6.06 v _36203_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.13    0.12    6.18 ^ _36203_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.00                           _06133_ (net)
                  0.13    0.00    6.18 ^ _36204_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.05    0.06    6.24 v _36204_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _01327_ (net)
                  0.05    0.00    6.24 v hold7145/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.28    6.52 v hold7145/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net7440 (net)
                  0.05    0.00    6.52 v _76195_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.52   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.10   20.10 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.21   20.30 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.31 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.41 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.41 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.12   20.53 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.06    0.00   20.53 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.65 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.65 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.20   20.85 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.19    0.01   20.86 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17   21.03 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.06    0.00   21.03 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.14 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.14 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   21.32 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.15    0.00   21.32 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.47 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.47 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.20   21.67 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.17    0.00   21.67 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.16   21.83 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   21.83 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.13   21.96 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.07    0.00   21.96 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.18   22.14 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.14    0.00   22.14 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.18   22.32 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.10    0.00   22.32 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.35    0.33   22.66 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.09                           clknet_7_72_0_wb_clk_i (net)
                  0.35    0.00   22.66 v clkbuf_leaf_267_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.26   22.92 v clkbuf_leaf_267_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_267_wb_clk_i (net)
                  0.04    0.00   22.92 v _65834__3/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   22.96 ^ _65834__3/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net293 (net)
                  0.02    0.00   22.96 ^ _76195_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.71   clock uncertainty
                          0.00   22.71   clock reconvergence pessimism
                         -0.12   22.59   library setup time
                                 22.59   data required time
-----------------------------------------------------------------------------
                                 22.59   data required time
                                 -6.52   data arrival time
-----------------------------------------------------------------------------
                                 16.07   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _76198_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.24                           wb_clk_i (net)
                  0.22    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.37 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.37 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.51 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.51 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14   20.65 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.06    0.00   20.65 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.79 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.79 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25   21.04 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.05                           clknet_1_1_3_wb_clk_i (net)
                  0.19    0.01   21.05 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21   21.25 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_0_wb_clk_i (net)
                  0.06    0.00   21.26 v clkbuf_2_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.39 v clkbuf_2_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_2_1_wb_clk_i (net)
                  0.05    0.00   21.39 v clkbuf_2_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.22   21.61 v clkbuf_2_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_2_2_2_wb_clk_i (net)
                  0.15    0.00   21.62 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18   21.80 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_4_0_wb_clk_i (net)
                  0.05    0.00   21.80 v clkbuf_3_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.24   22.04 v clkbuf_3_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_3_4_1_wb_clk_i (net)
                  0.17    0.00   22.04 v clkbuf_4_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.20   22.24 v clkbuf_4_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_9_0_wb_clk_i (net)
                  0.05    0.00   22.24 v clkbuf_4_9_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16   22.39 v clkbuf_4_9_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_9_1_wb_clk_i (net)
                  0.07    0.00   22.40 v clkbuf_5_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22   22.62 v clkbuf_5_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_5_18_0_wb_clk_i (net)
                  0.14    0.00   22.62 v clkbuf_6_36_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.22   22.84 v clkbuf_6_36_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_6_36_0_wb_clk_i (net)
                  0.10    0.00   22.84 v clkbuf_7_72_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.35    0.41   23.25 v clkbuf_7_72_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.09                           clknet_7_72_0_wb_clk_i (net)
                  0.35    0.00   23.25 v clkbuf_leaf_265_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.32   23.57 v clkbuf_leaf_265_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_265_wb_clk_i (net)
                  0.05    0.00   23.57 v _65841__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.05   23.62 ^ _65841__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net295 (net)
                  0.02    0.00   23.62 ^ _76198_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.42   24.03 v _76198_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.05                           mic.tmp2 (net)
                  0.08    0.01   24.04 v _54348_/A (sky130_fd_sc_hd__nor2_8)
                  0.23    0.26   24.30 ^ _54348_/Y (sky130_fd_sc_hd__nor2_8)
     2    0.06                           net45 (net)
                  0.23    0.01   24.31 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.24   24.55 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     2    0.16                           net80 (net)
                  0.23    0.08   24.63 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.17    0.24   24.88 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     2    0.16                           net79 (net)
                  0.23    0.08   24.96 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.30   25.25 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.19    0.00   25.25 ^ io_out[0] (out)
                                 25.25   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.25   data arrival time
-----------------------------------------------------------------------------
                                  9.50   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.50

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.45
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_76174_/GATE_N v
   8.29
_73744_/CLK ^
   2.81      0.00       5.48

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.17e-03   4.87e-04   5.05e-08   6.66e-03  35.5%
Combinational          6.46e-03   5.63e-03   2.14e-06   1.21e-02  64.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e-02   6.12e-03   2.19e-06   1.87e-02 100.0%
                          67.4%      32.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 8109006 u^2 98% utilization.
area_report_end
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/18-fill.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO]: Changing layout from 0 to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.guide
[INFO]: Current Def is /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO]: Current Guide is /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.guide
[INFO]: Incremented step index to 19.
[INFO]: Writing Verilog...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0094] 		Created 500000 Insts
[INFO ODB-0094] 		Created 600000 Insts
[INFO ODB-0094] 		Created 700000 Insts
[INFO ODB-0094] 		Created 800000 Insts
[INFO ODB-0094] 		Created 900000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 905051 components and 3578261 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 3384540 connections.
[INFO ODB-0133]     Created 55228 nets and 193515 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example_diodes.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.v
[INFO]: Incremented step index to 20.
[INFO]: Running Detailed Routing...
OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0094] 		Created 500000 Insts
[INFO ODB-0094] 		Created 600000 Insts
[INFO ODB-0094] 		Created 700000 Insts
[INFO ODB-0094] 		Created 800000 Insts
[INFO ODB-0094] 		Created 900000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 905051 components and 3578261 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 3384540 connections.
[INFO ODB-0133]     Created 55228 nets and 193515 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/19-global.def
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_proj_example
Die area:                 ( 0 0 ) ( 2700000 3100000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     905051
Number of terminals:      609
Number of snets:          2
Number of nets:           55228

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
  Complete 800000 instances.
  Complete 900000 instances.
[INFO DRT-0164] Number of unique instances = 704.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0019]   Complete 800000 insts.
[INFO DRT-0019]   Complete 900000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5938576.
[INFO DRT-0033] mcon shape region query size = 13260640.
[INFO DRT-0033] met1 shape region query size = 1924831.
[INFO DRT-0033] via shape region query size = 99050.
[INFO DRT-0033] met2 shape region query size = 40228.
[INFO DRT-0033] via2 shape region query size = 79240.
[INFO DRT-0033] met3 shape region query size = 39621.
[INFO DRT-0033] via3 shape region query size = 79240.
[INFO DRT-0033] met4 shape region query size = 19880.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2845 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 698 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0083]   Complete 70000 groups.
[INFO DRT-0084]   Complete 76361 groups.
#scanned instances     = 905051
#unique  instances     = 704
#stdCellGenAp          = 21131
#stdCellValidPlanarAp  = 119
#stdCellValidViaAp     = 16188
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 193515
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:10, memory = 3323.71 (MB), peak = 3793.02 (MB)
[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.

Number of guides:     423737

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 449 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 391 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 159783.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 131569.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 72439.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3642.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1287.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 233509 vertical wires in 8 frboxes and 135211 horizontal wires in 9 frboxes.
[INFO DRT-0186] Done with 28232 vertical wires in 8 frboxes and 36729 horizontal wires in 9 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:02:58, elapsed time = 00:00:33, memory = 4144.23 (MB), peak = 6825.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4144.23 (MB), peak = 6825.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
[ERROR]: during executing openroad script /openlane/scripts/openroad/droute.tcl
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child killed: kill signal

[INFO]: Creating reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload user_proj_example/runs/user_proj_example/openroad_issue_reproducible if you're going to submit an issue.
[INFO]: Calculating Runtime From the Start...
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: user_proj_example
Run Directory: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example
Source not found.
----------------------------------------

LVS Summary:
Source: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/logs/finishing/user_proj_example.lvs.lef.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/reports/final_summary_report.csv
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
make[1]: Leaving directory '/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane'
