#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12958.in[2] (.names)                                                                                                          1.309     2.585
n12958.out[0] (.names)                                                                                                         0.261     2.846
matrix_multiplication^data_from_out_mat~27.in[3] (.names)                                                                      0.100     2.946
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                     0.261     3.207
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                             2.279     5.486
data arrival time                                                                                                                        5.486

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -5.486
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.486


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13005.in[1] (.names)                                                                                                          1.441     2.717
n13005.out[0] (.names)                                                                                                         0.235     2.952
matrix_multiplication^data_from_out_mat~34.in[4] (.names)                                                                      0.100     3.052
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                     0.261     3.313
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                             1.948     5.262
data arrival time                                                                                                                        5.262

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -5.262
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.262


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13078.in[2] (.names)                                                                                                          1.440     2.716
n13078.out[0] (.names)                                                                                                         0.261     2.977
matrix_multiplication^data_from_out_mat~45.in[3] (.names)                                                                      0.100     3.077
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                     0.261     3.338
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                             1.873     5.211
data arrival time                                                                                                                        5.211

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -5.211
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12892.in[4] (.names)                                                                                                          1.312     2.588
n12892.out[0] (.names)                                                                                                         0.261     2.849
matrix_multiplication^data_from_out_mat~17.in[4] (.names)                                                                      0.100     2.949
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                     0.235     3.184
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                             1.851     5.036
data arrival time                                                                                                                        5.036

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -5.036
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.036


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12896.in[3] (.names)                                                                                                          1.304     2.581
n12896.out[0] (.names)                                                                                                         0.235     2.816
matrix_multiplication^data_from_out_mat~18.in[2] (.names)                                                                      0.100     2.916
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                     0.261     3.177
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                             1.849     5.026
data arrival time                                                                                                                        5.026

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -5.026
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.026


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13112.in[1] (.names)                                                                                                          1.306     2.583
n13112.out[0] (.names)                                                                                                         0.235     2.818
matrix_multiplication^data_from_out_mat~50.in[4] (.names)                                                                      0.100     2.918
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                     0.261     3.179
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                             1.822     5.001
data arrival time                                                                                                                        5.001

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -5.001
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.001


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13010.in[1] (.names)                                                                                                          1.183     2.459
n13010.out[0] (.names)                                                                                                         0.235     2.694
matrix_multiplication^data_from_out_mat~35.in[2] (.names)                                                                      0.100     2.794
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                     0.261     3.055
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                             1.936     4.991
data arrival time                                                                                                                        4.991

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.991
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.991


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13133.in[1] (.names)                                                                                                          1.318     2.595
n13133.out[0] (.names)                                                                                                         0.235     2.830
matrix_multiplication^data_from_out_mat~53.in[4] (.names)                                                                      0.100     2.930
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                     0.261     3.191
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                             1.796     4.986
data arrival time                                                                                                                        4.986

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.986
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.986


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12816.in[3] (.names)                                                                                                         1.455     2.731
n12816.out[0] (.names)                                                                                                        0.235     2.966
matrix_multiplication^data_from_out_mat~6.in[1] (.names)                                                                      0.100     3.066
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                     0.261     3.327
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                             1.633     4.960
data arrival time                                                                                                                       4.960

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.960
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.960


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12925.in[4] (.names)                                                                                                          1.441     2.718
n12925.out[0] (.names)                                                                                                         0.261     2.979
matrix_multiplication^data_from_out_mat~22.in[3] (.names)                                                                      0.100     3.079
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                     0.261     3.340
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                             1.620     4.960
data arrival time                                                                                                                        4.960

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.960
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.960


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12839.in[4] (.names)                                                                                                         1.171     2.447
n12839.out[0] (.names)                                                                                                        0.261     2.708
matrix_multiplication^data_from_out_mat~9.in[4] (.names)                                                                      0.100     2.808
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                     0.235     3.043
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                             1.890     4.934
data arrival time                                                                                                                       4.934

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.934
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.934


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12832.in[1] (.names)                                                                                                         1.164     2.440
n12832.out[0] (.names)                                                                                                        0.235     2.675
matrix_multiplication^data_from_out_mat~8.in[4] (.names)                                                                      0.100     2.775
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                     0.261     3.036
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                             1.894     4.930
data arrival time                                                                                                                       4.930

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.930
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.930


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13200.in[4] (.names)                                                                                                          1.175     2.452
n13200.out[0] (.names)                                                                                                         0.261     2.713
matrix_multiplication^data_from_out_mat~63.in[4] (.names)                                                                      0.100     2.813
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                     0.235     3.048
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                             1.867     4.914
data arrival time                                                                                                                        4.914

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.914
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.914


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13160.in[4] (.names)                                                                                                          1.161     2.437
n13160.out[0] (.names)                                                                                                         0.261     2.698
matrix_multiplication^data_from_out_mat~57.in[4] (.names)                                                                      0.100     2.798
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                     0.235     3.033
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                             1.865     4.899
data arrival time                                                                                                                        4.899

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.899
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.899


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13106.in[4] (.names)                                                                                                          1.167     2.443
n13106.out[0] (.names)                                                                                                         0.261     2.704
matrix_multiplication^data_from_out_mat~49.in[4] (.names)                                                                      0.100     2.804
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                     0.235     3.039
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                             1.825     4.864
data arrival time                                                                                                                        4.864

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.864
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.864


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12790.in[2] (.names)                                                                                                         1.033     2.310
n12790.out[0] (.names)                                                                                                        0.261     2.571
matrix_multiplication^data_from_out_mat~2.in[3] (.names)                                                                      0.100     2.671
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                     0.261     2.932
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                             1.885     4.816
data arrival time                                                                                                                       4.816

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.816
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.816


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13193.in[1] (.names)                                                                                                          1.040     2.316
n13193.out[0] (.names)                                                                                                         0.235     2.551
matrix_multiplication^data_from_out_mat~62.in[4] (.names)                                                                      0.100     2.651
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                     0.261     2.912
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                             1.903     4.815
data arrival time                                                                                                                        4.815

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.815
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.815


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12872.in[1] (.names)                                                                                                          1.310     2.587
n12872.out[0] (.names)                                                                                                         0.235     2.822
matrix_multiplication^data_from_out_mat~14.in[4] (.names)                                                                      0.100     2.922
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                     0.261     3.183
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                             1.629     4.812
data arrival time                                                                                                                        4.812

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.812
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.812


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12859.in[4] (.names)                                                                                                          1.305     2.582
n12859.out[0] (.names)                                                                                                         0.261     2.843
matrix_multiplication^data_from_out_mat~12.in[4] (.names)                                                                      0.100     2.943
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                     0.235     3.178
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                             1.624     4.802
data arrival time                                                                                                                        4.802

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.802
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.802


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12972.in[2] (.names)                                                                                                          1.041     2.317
n12972.out[0] (.names)                                                                                                         0.235     2.552
matrix_multiplication^data_from_out_mat~29.in[4] (.names)                                                                      0.100     2.652
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                     0.261     2.913
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                             1.887     4.801
data arrival time                                                                                                                        4.801

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.801
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.801


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13093.in[4] (.names)                                                                                                          1.180     2.457
n13093.out[0] (.names)                                                                                                         0.261     2.718
matrix_multiplication^data_from_out_mat~47.in[4] (.names)                                                                      0.100     2.818
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                     0.235     3.053
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                             1.747     4.799
data arrival time                                                                                                                        4.799

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.799
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.799


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12992.in[1] (.names)                                                                                                          1.162     2.439
n12992.out[0] (.names)                                                                                                         0.235     2.674
matrix_multiplication^data_from_out_mat~32.in[4] (.names)                                                                      0.100     2.774
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                     0.261     3.035
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                             1.765     4.799
data arrival time                                                                                                                        4.799

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.799
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.799


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12951.in[4] (.names)                                                                                                          1.449     2.726
n12951.out[0] (.names)                                                                                                         0.261     2.987
matrix_multiplication^data_from_out_mat~26.in[3] (.names)                                                                      0.100     3.087
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                     0.261     3.348
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                             1.437     4.784
data arrival time                                                                                                                        4.784

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.784
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.784


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13069.in[4] (.names)                                                                                                          1.166     2.442
n13069.out[0] (.names)                                                                                                         0.235     2.677
matrix_multiplication^data_from_out_mat~44.in[0] (.names)                                                                      0.100     2.777
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                     0.235     3.012
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                             1.748     4.760
data arrival time                                                                                                                        4.760

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.760
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.760


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12877.in[3] (.names)                                                                                                          1.322     2.598
n12877.out[0] (.names)                                                                                                         0.235     2.833
matrix_multiplication^data_from_out_mat~15.in[2] (.names)                                                                      0.100     2.933
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                     0.235     3.168
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                             1.584     4.752
data arrival time                                                                                                                        4.752

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.752
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.752


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12798.in[2] (.names)                                                                                                         1.053     2.329
n12798.out[0] (.names)                                                                                                        0.235     2.564
matrix_multiplication^data_from_out_mat~3.in[4] (.names)                                                                      0.100     2.664
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                     0.261     2.925
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                             1.795     4.720
data arrival time                                                                                                                       4.720

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.720
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.720


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12946.in[1] (.names)                                                                                                          1.033     2.309
n12946.out[0] (.names)                                                                                                         0.261     2.570
matrix_multiplication^data_from_out_mat~25.in[4] (.names)                                                                      0.100     2.670
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                     0.235     2.905
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                             1.765     4.671
data arrival time                                                                                                                        4.671

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.671
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.671


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13145.in[3] (.names)                                                                                                          1.321     2.597
n13145.out[0] (.names)                                                                                                         0.235     2.832
matrix_multiplication^data_from_out_mat~55.in[2] (.names)                                                                      0.100     2.932
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                     0.235     3.167
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                             1.479     4.646
data arrival time                                                                                                                        4.646

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.646
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.646


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13040.in[1] (.names)                                                                                                          1.309     2.585
n13040.out[0] (.names)                                                                                                         0.261     2.846
matrix_multiplication^data_from_out_mat~39.in[4] (.names)                                                                      0.100     2.946
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                     0.235     3.181
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                             1.414     4.595
data arrival time                                                                                                                        4.595

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.595
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.595


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12776.in[3] (.names)                                                                                                         1.296     2.572
n12776.out[0] (.names)                                                                                                        0.235     2.807
matrix_multiplication^data_from_out_mat~0.in[2] (.names)                                                                      0.100     2.907
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                     0.235     3.142
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                             1.421     4.563
data arrival time                                                                                                                       4.563

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.563
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.563


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12811.in[4] (.names)                                                                                                         1.157     2.433
n12811.out[0] (.names)                                                                                                        0.261     2.694
matrix_multiplication^data_from_out_mat~5.in[3] (.names)                                                                      0.100     2.794
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                     0.261     3.055
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                             1.506     4.561
data arrival time                                                                                                                       4.561

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.561
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.561


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12933.in[1] (.names)                                                                                                          1.312     2.588
n12933.out[0] (.names)                                                                                                         0.261     2.849
matrix_multiplication^data_from_out_mat~23.in[4] (.names)                                                                      0.100     2.949
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                     0.235     3.184
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                             1.375     4.560
data arrival time                                                                                                                        4.560

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.560
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.560


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13098.in[0] (.names)                                                                                                          1.036     2.312
n13098.out[0] (.names)                                                                                                         0.261     2.573
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                      0.100     2.673
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                     0.261     2.934
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                             1.615     4.549
data arrival time                                                                                                                        4.549

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.549
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.549


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12918.in[2] (.names)                                                                                                          1.031     2.307
n12918.out[0] (.names)                                                                                                         0.261     2.568
matrix_multiplication^data_from_out_mat~21.in[3] (.names)                                                                      0.100     2.668
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                     0.261     2.929
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                             1.610     4.539
data arrival time                                                                                                                        4.539

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.539
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.539


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13032.in[4] (.names)                                                                                                          1.038     2.315
n13032.out[0] (.names)                                                                                                         0.261     2.576
matrix_multiplication^data_from_out_mat~38.in[3] (.names)                                                                      0.100     2.676
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                     0.261     2.937
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                             1.584     4.521
data arrival time                                                                                                                        4.521

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.521
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.521


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13051.in[3] (.names)                                                                                                          1.045     2.321
n13051.out[0] (.names)                                                                                                         0.235     2.556
matrix_multiplication^data_from_out_mat~41.in[2] (.names)                                                                      0.100     2.656
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                     0.235     2.891
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                             1.625     4.517
data arrival time                                                                                                                        4.517

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.517
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.517


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13170.in[3] (.names)                                                                                                          1.177     2.453
n13170.out[0] (.names)                                                                                                         0.235     2.688
matrix_multiplication^data_from_out_mat~59.in[1] (.names)                                                                      0.100     2.788
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                     0.261     3.049
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                             1.466     4.515
data arrival time                                                                                                                        4.515

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.515
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.515


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12844.in[2] (.names)                                                                                                          1.165     2.441
n12844.out[0] (.names)                                                                                                         0.261     2.702
matrix_multiplication^data_from_out_mat~10.in[3] (.names)                                                                      0.100     2.802
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                     0.261     3.063
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                             1.442     4.505
data arrival time                                                                                                                        4.505

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.505
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.505


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13025.in[2] (.names)                                                                                                          1.301     2.578
n13025.out[0] (.names)                                                                                                         0.261     2.839
matrix_multiplication^data_from_out_mat~37.in[3] (.names)                                                                      0.100     2.939
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                     0.261     3.200
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                             1.305     4.505
data arrival time                                                                                                                        4.505

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.505
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.505


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12999.in[5] (.names)                                                                                                          1.024     2.300
n12999.out[0] (.names)                                                                                                         0.261     2.561
matrix_multiplication^data_from_out_mat~33.in[4] (.names)                                                                      0.100     2.661
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                     0.235     2.896
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                             1.602     4.498
data arrival time                                                                                                                        4.498

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.498
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.498


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12804.in[4] (.names)                                                                                                         1.042     2.319
n12804.out[0] (.names)                                                                                                        0.261     2.580
matrix_multiplication^data_from_out_mat~4.in[3] (.names)                                                                      0.100     2.680
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                     0.261     2.941
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                             1.502     4.443
data arrival time                                                                                                                       4.443

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.443
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.443


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13139.in[2] (.names)                                                                                                          1.038     2.315
n13139.out[0] (.names)                                                                                                         0.261     2.576
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                      0.100     2.676
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                     0.261     2.937
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                             1.488     4.425
data arrival time                                                                                                                        4.425

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.425
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.425


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12852.in[1] (.names)                                                                                                          1.039     2.315
n12852.out[0] (.names)                                                                                                         0.235     2.550
matrix_multiplication^data_from_out_mat~11.in[4] (.names)                                                                      0.100     2.650
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                     0.261     2.911
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                             1.511     4.422
data arrival time                                                                                                                        4.422

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.422
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.422


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12938.in[4] (.names)                                                                                                          1.037     2.314
n12938.out[0] (.names)                                                                                                         0.261     2.575
matrix_multiplication^data_from_out_mat~24.in[3] (.names)                                                                      0.100     2.675
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                     0.261     2.936
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                             1.486     4.421
data arrival time                                                                                                                        4.421

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.421
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.421


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13185.in[4] (.names)                                                                                                          1.430     2.707
n13185.out[0] (.names)                                                                                                         0.261     2.968
matrix_multiplication^data_from_out_mat~61.in[3] (.names)                                                                      0.100     3.068
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                     0.261     3.329
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                             1.089     4.417
data arrival time                                                                                                                        4.417

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.417
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.417


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13043.in[3] (.names)                                                                                                          1.312     2.588
n13043.out[0] (.names)                                                                                                         0.235     2.823
matrix_multiplication^data_from_out_mat~40.in[1] (.names)                                                                      0.100     2.923
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                     0.261     3.184
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                             1.231     4.415
data arrival time                                                                                                                        4.415

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.415
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.415


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13116.in[3] (.names)                                                                                                          1.447     2.724
n13116.out[0] (.names)                                                                                                         0.235     2.959
matrix_multiplication^data_from_out_mat~51.in[1] (.names)                                                                      0.100     3.059
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                     0.261     3.320
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                             1.092     4.412
data arrival time                                                                                                                        4.412

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.412
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.412


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13154.in[2] (.names)                                                                                                          0.900     2.176
n13154.out[0] (.names)                                                                                                         0.235     2.411
matrix_multiplication^data_from_out_mat~56.in[5] (.names)                                                                      0.100     2.511
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                     0.261     2.772
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                             1.628     4.400
data arrival time                                                                                                                        4.400

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.400
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.400


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12978.in[4] (.names)                                                                                                          1.047     2.323
n12978.out[0] (.names)                                                                                                         0.261     2.584
matrix_multiplication^data_from_out_mat~30.in[3] (.names)                                                                      0.100     2.684
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                     0.261     2.945
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                             1.452     4.397
data arrival time                                                                                                                        4.397

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.397
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.397


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13163.in[3] (.names)                                                                                                          1.304     2.581
n13163.out[0] (.names)                                                                                                         0.235     2.816
matrix_multiplication^data_from_out_mat~58.in[1] (.names)                                                                      0.100     2.916
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                     0.261     3.177
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                             1.217     4.394
data arrival time                                                                                                                        4.394

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.394
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.394


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12966.in[1] (.names)                                                                                                          1.184     2.461
n12966.out[0] (.names)                                                                                                         0.261     2.722
matrix_multiplication^data_from_out_mat~28.in[4] (.names)                                                                      0.100     2.822
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                     0.235     3.057
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                             1.336     4.393
data arrival time                                                                                                                        4.393

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.393
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.393


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13057.in[3] (.names)                                                                                                          1.037     2.314
n13057.out[0] (.names)                                                                                                         0.235     2.549
matrix_multiplication^data_from_out_mat~42.in[2] (.names)                                                                      0.100     2.649
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                     0.261     2.910
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                             1.483     4.393
data arrival time                                                                                                                        4.393

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.393
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.393


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12904.in[2] (.names)                                                                                                          1.176     2.453
n12904.out[0] (.names)                                                                                                         0.261     2.714
matrix_multiplication^data_from_out_mat~19.in[3] (.names)                                                                      0.100     2.814
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                     0.261     3.075
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                             1.309     4.384
data arrival time                                                                                                                        4.384

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.384
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.384


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12783.in[4] (.names)                                                                                                         1.331     2.607
n12783.out[0] (.names)                                                                                                        0.261     2.868
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                      0.100     2.968
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                     0.261     3.229
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                             1.150     4.379
data arrival time                                                                                                                       4.379

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.379
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.379


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12984.in[3] (.names)                                                                                                          1.330     2.607
n12984.out[0] (.names)                                                                                                         0.235     2.842
matrix_multiplication^data_from_out_mat~31.in[2] (.names)                                                                      0.100     2.942
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                     0.235     3.177
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                             1.201     4.378
data arrival time                                                                                                                        4.378

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.378
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.378


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13065.in[2] (.names)                                                                                                          1.316     2.593
n13065.out[0] (.names)                                                                                                         0.261     2.854
matrix_multiplication^data_from_out_mat~43.in[3] (.names)                                                                      0.100     2.954
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                     0.261     3.215
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                             1.161     4.375
data arrival time                                                                                                                        4.375

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.375
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.375


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12822.in[0] (.names)                                                                                                         1.169     2.446
n12822.out[0] (.names)                                                                                                        0.235     2.681
matrix_multiplication^data_from_out_mat~7.in[0] (.names)                                                                      0.100     2.781
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                     0.235     3.016
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                             1.346     4.362
data arrival time                                                                                                                       4.362

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.362
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.362


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13176.in[0] (.names)                                                                                                          1.170     2.446
n13176.out[0] (.names)                                                                                                         0.235     2.681
matrix_multiplication^data_from_out_mat~60.in[0] (.names)                                                                      0.100     2.781
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                     0.235     3.016
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                             1.329     4.345
data arrival time                                                                                                                        4.345

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.345
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.345


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13085.in[3] (.names)                                                                                                          1.172     2.448
n13085.out[0] (.names)                                                                                                         0.261     2.709
matrix_multiplication^data_from_out_mat~46.in[3] (.names)                                                                      0.100     2.809
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                     0.261     3.070
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                             1.220     4.291
data arrival time                                                                                                                        4.291

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.291
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.291


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12911.in[2] (.names)                                                                                                          1.304     2.581
n12911.out[0] (.names)                                                                                                         0.261     2.842
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                      0.100     2.942
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                     0.261     3.203
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                             1.075     4.278
data arrival time                                                                                                                        4.278

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.278
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.278


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13018.in[4] (.names)                                                                                                          1.173     2.449
n13018.out[0] (.names)                                                                                                         0.261     2.710
matrix_multiplication^data_from_out_mat~36.in[3] (.names)                                                                      0.100     2.810
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                     0.261     3.071
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                             1.185     4.256
data arrival time                                                                                                                        4.256

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.256
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.256


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12862.in[3] (.names)                                                                                                          1.307     2.583
n12862.out[0] (.names)                                                                                                         0.235     2.818
matrix_multiplication^data_from_out_mat~13.in[1] (.names)                                                                      0.100     2.918
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                     0.261     3.179
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                             1.074     4.253
data arrival time                                                                                                                        4.253

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.253
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.253


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n12884.in[4] (.names)                                                                                                          1.182     2.458
n12884.out[0] (.names)                                                                                                         0.261     2.719
matrix_multiplication^data_from_out_mat~16.in[3] (.names)                                                                      0.100     2.819
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                     0.261     3.080
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                             1.098     4.178
data arrival time                                                                                                                        4.178

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.178
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.178


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13125.in[4] (.names)                                                                                                          1.313     2.589
n13125.out[0] (.names)                                                                                                         0.261     2.850
matrix_multiplication^data_from_out_mat~52.in[3] (.names)                                                                      0.100     2.950
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                     0.261     3.211
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                             0.927     4.138
data arrival time                                                                                                                        4.138

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -4.138
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.138


#Path 65
Startpoint: matrix_multiplication^data_pi~35.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~35.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35.data[0] (single_port_ram)                       3.515     3.515
data arrival time                                                                                                                         3.515

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.515
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.981


#Path 66
Startpoint: matrix_multiplication^data_pi~44.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~44.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44.data[0] (single_port_ram)                       3.376     3.376
data arrival time                                                                                                                         3.376

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.376
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.843


#Path 67
Startpoint: matrix_multiplication^data_pi~28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~28.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram)                       3.368     3.368
data arrival time                                                                                                                         3.368

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.368
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.834


#Path 68
Startpoint: matrix_multiplication^data_pi~25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~25.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram)                       3.365     3.365
data arrival time                                                                                                                         3.365

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.365
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.832


#Path 69
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       3.365     3.365
data arrival time                                                                                                                         3.365

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.365
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.832


#Path 70
Startpoint: matrix_multiplication^data_pi~31.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~31.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31.data[0] (single_port_ram)                       3.363     3.363
data arrival time                                                                                                                         3.363

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.363
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.830


#Path 71
Startpoint: matrix_multiplication^data_pi~37.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~37.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram)                       3.341     3.341
data arrival time                                                                                                                         3.341

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.341
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.807


#Path 72
Startpoint: matrix_multiplication^data_pi~13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~13.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13.data[0] (single_port_ram)                       3.325     3.325
data arrival time                                                                                                                         3.325

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.325
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.791


#Path 73
Startpoint: matrix_multiplication^data_pi~40.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~40.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40.data[0] (single_port_ram)                       3.238     3.238
data arrival time                                                                                                                         3.238

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.238
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.705


#Path 74
Startpoint: matrix_multiplication^data_pi~8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~8.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~8.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~8.data[0] (single_port_ram)                       3.235     3.235
data arrival time                                                                                                                        3.235

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.235
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.701


#Path 75
Startpoint: matrix_multiplication^data_pi~49.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~49.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram)                       3.234     3.234
data arrival time                                                                                                                         3.234

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.234
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.700


#Path 76
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       3.231     3.231
data arrival time                                                                                                                        3.231

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.231
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.698


#Path 77
Startpoint: matrix_multiplication^data_pi~28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~28.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram)                       3.230     3.230
data arrival time                                                                                                                         3.230

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.230
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.697


#Path 78
Startpoint: matrix_multiplication^data_pi~25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~25.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram)                       3.229     3.229
data arrival time                                                                                                                         3.229

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.229
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.695


#Path 79
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       3.226     3.226
data arrival time                                                                                                                         3.226

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.226
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.692


#Path 80
Startpoint: matrix_multiplication^data_pi~49.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~49.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram)                       3.225     3.225
data arrival time                                                                                                                         3.225

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.225
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.692


#Path 81
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       3.224     3.224
data arrival time                                                                                                                         3.224

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.224
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.691


#Path 82
Startpoint: matrix_multiplication^data_pi~29.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~29.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram)                       3.211     3.211
data arrival time                                                                                                                         3.211

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.211
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.677


#Path 83
Startpoint: matrix_multiplication^data_pi~46.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~46.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram)                       3.209     3.209
data arrival time                                                                                                                         3.209

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.209
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.676


#Path 84
Startpoint: matrix_multiplication^data_pi~17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~17.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram)                       3.206     3.206
data arrival time                                                                                                                         3.206

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.206
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.672


#Path 85
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~15.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~15.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 86
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~20.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~20.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 87
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~19.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~19.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 88
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 89
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~18.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~18.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 90
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 91
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~16.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~16.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 92
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 93
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~22.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~22.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 94
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 95
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 96
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 97
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~14.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~14.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 98
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 99
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~13.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~13.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#Path 100
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram)                        3.203     3.203
data arrival time                                                                                                                        3.203

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.203
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.670


#End of timing report
