// Seed: 344528520
module module_0;
  assign id_0 = 1;
  reg id_1 = id_0 ? id_0 : id_1 ? 'b0 : id_1;
  type_5(
      (1), id_0, 1
  );
  reg id_2;
  assign id_2 = 1;
  logic id_3 = 1'd0 * id_3 - 1;
  always @(id_0 * 1 - id_1 or posedge id_1) begin
    id_1 <= 1;
    id_2 <= 1;
  end
endmodule
