Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar 22 12:57:23 2024
| Host         : LAPTOP-1AULGQES running 64-bit major release  (build 9200)
| Command      : report_methodology -file func_methodology_drc_routed.rpt -pb func_methodology_drc_routed.pb -rpx func_methodology_drc_routed.rpx
| Design       : func
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 31         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_bi[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_bi[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_bi[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a_bi[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a_bi[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a_bi[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a_bi[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a_bi[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on b_bi[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on b_bi[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on b_bi[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on b_bi[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on b_bi[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on b_bi[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on b_bi[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on b_bi[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on rst_i relative to clock(s) clk_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on start_i relative to clock(s) clk_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on busy_o relative to clock(s) clk_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on y_bo[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on y_bo[10] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on y_bo[11] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on y_bo[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on y_bo[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on y_bo[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on y_bo[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on y_bo[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on y_bo[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on y_bo[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on y_bo[8] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on y_bo[9] relative to clock(s) clk_i
Related violations: <none>


