// Seed: 821363959
module module_0 (
    output wire id_0,
    output uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input uwire id_7,
    output wire id_8
);
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11
);
  wand id_13, id_14 = 1;
  module_0(
      id_8, id_8, id_6, id_9, id_5, id_11, id_9, id_5, id_9
  );
  wire id_15;
endmodule
