VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob078_dualedge_test.sv:36: $finish called at 1121 (1ps)
Hint: Output 'q' has 93 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 0 out of 224 samples

Simulation finished at 1121 ps
Mismatches: 0 in 224 samples
