INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/UART/UART protocol/UART protocol.srcs/sources_1/new/Baud_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/UART/UART protocol/UART protocol.srcs/sim_1/new/BRG_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRG_divider_tb
