/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [22:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_33z;
  wire [22:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  reg [11:0] celloutsig_0_49z;
  wire [22:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  reg [5:0] celloutsig_1_15z;
  reg [12:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_36z[15] & celloutsig_0_14z);
  assign celloutsig_1_13z = ~(celloutsig_1_1z & celloutsig_1_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_10z[4] & celloutsig_0_10z[0]);
  assign celloutsig_0_2z = ~(in_data[5] & celloutsig_0_1z[0]);
  assign celloutsig_0_27z = ~(celloutsig_0_13z[3] & celloutsig_0_15z[8]);
  assign celloutsig_1_7z = ~(in_data[115] | celloutsig_1_3z[22]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_3z[7]) & celloutsig_1_6z);
  assign celloutsig_0_24z = ~((celloutsig_0_6z[2] | celloutsig_0_10z[9]) & celloutsig_0_23z);
  assign celloutsig_1_0z = in_data[129] | ~(in_data[102]);
  assign celloutsig_1_1z = in_data[140] | ~(in_data[170]);
  assign celloutsig_0_36z = { celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_24z } + { celloutsig_0_12z[9:1], celloutsig_0_12z };
  assign celloutsig_0_39z = celloutsig_0_15z[7:0] <= celloutsig_0_33z;
  assign celloutsig_0_16z = { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_13z } <= celloutsig_0_9z[12:1];
  assign celloutsig_0_23z = { in_data[28:24], celloutsig_0_16z } < celloutsig_0_9z[11:6];
  assign celloutsig_0_25z = celloutsig_0_5z[4:1] < celloutsig_0_15z[6:3];
  assign celloutsig_0_9z = celloutsig_0_4z[21:9] % { 1'h1, celloutsig_0_4z[16:5] };
  assign celloutsig_0_33z = { celloutsig_0_15z[2:1], celloutsig_0_1z } % { 1'h1, celloutsig_0_20z[6:0] };
  assign celloutsig_0_0z = in_data[41:34] % { 1'h1, in_data[59:53] };
  assign celloutsig_0_42z = { celloutsig_0_13z[0], celloutsig_0_25z, celloutsig_0_39z } % { 1'h1, celloutsig_0_13z[2:1] };
  assign celloutsig_0_44z = celloutsig_0_5z[6:1] % { 1'h1, celloutsig_0_42z[1:0], celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_39z };
  assign celloutsig_1_3z = in_data[179:149] % { 1'h1, in_data[130:106], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_17z[7:2], celloutsig_1_6z } % { 1'h1, celloutsig_1_10z[19:14] };
  assign celloutsig_0_10z = in_data[15:3] % { 1'h1, celloutsig_0_7z[5:0], celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_10z[5:4], celloutsig_0_25z } * celloutsig_0_10z[4:2];
  assign celloutsig_1_10z = celloutsig_1_2z ? { in_data[181:168], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, 1'h1, celloutsig_1_7z, 1'h1, celloutsig_1_7z } : { celloutsig_1_3z[29:4], celloutsig_1_9z };
  assign celloutsig_0_7z = - celloutsig_0_0z[7:1];
  assign celloutsig_0_15z = - in_data[80:72];
  assign celloutsig_0_21z = - celloutsig_0_11z[7:5];
  assign celloutsig_0_14z = | celloutsig_0_9z[8:2];
  assign celloutsig_1_6z = ^ { in_data[155], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = { celloutsig_0_0z[4:0], celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_3z[9:7] >> celloutsig_0_5z[7:5];
  assign celloutsig_0_11z = celloutsig_0_4z[8:0] >> celloutsig_0_4z[21:13];
  assign celloutsig_0_12z = in_data[89:76] >> { celloutsig_0_3z[12:8], celloutsig_0_11z };
  assign celloutsig_0_13z = in_data[30:27] >> celloutsig_0_7z[6:3];
  assign celloutsig_0_20z = { celloutsig_0_5z[1:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z } >> { celloutsig_0_15z[7:0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_8z = in_data[157:155] << celloutsig_1_3z[11:9];
  assign celloutsig_0_4z = { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_3z } >>> { in_data[61:54], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[16:15], celloutsig_0_1z } >>> { in_data[24:18], celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:2] >>> celloutsig_0_0z[5:0];
  assign celloutsig_1_4z = ~((in_data[123] & in_data[121]) | celloutsig_1_1z);
  assign celloutsig_0_18z = ~((celloutsig_0_15z[1] & celloutsig_0_7z[6]) | celloutsig_0_9z[5]);
  always_latch
    if (clkin_data[32]) celloutsig_0_49z = 12'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_49z = { celloutsig_0_44z[3:1], celloutsig_0_15z };
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_15z = { in_data[167:163], celloutsig_1_13z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_17z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_17z = { celloutsig_1_15z[5:1], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_3z[8:5], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_48z = ~((celloutsig_0_37z & celloutsig_0_20z[9]) | (celloutsig_0_4z[16] & celloutsig_0_30z[0]));
  assign { out_data[134:128], out_data[103:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
