********************************************************************************
pvs 12.1.1-p076 64 bit (Wed May  1 11:22:57 PDT 2013)
Build Ref No.: 076 (05-01-2013)

Copyright 2013 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     avril.it.kth.se (Linux x86_64 2.6.18-348.4.1.el5)
Starting Time:   Tue Jan 27 10:10:52 2015 (Tue Jan 27 09:10:52 2015 GMT)
With parameters: -lvs -get_options /tmp/pvsoptpar.6602@avril.it.kth.se.1 -gen_tags /tmp/pvsgentags.6602@avril.it.kth.se.1 -p -tc top -gds /dev/null -stc top -cdl . /afs/kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_LVSruns/.technology.rul.6602@avril.it.kth.se.1 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  AMD Opteron(tm) Processor 6172
    cpu MHz         :  2100.059
    cache size      :  512 KB
    physical cores  :  24
    logical cores   :  24

Memory info:
    80516M physical memory installed.

    MemTotal:     82450572 kB
    MemFree:        238352 kB
    Buffers:       2779956 kB
    Cached:       11752712 kB
    SwapCached:         12 kB
    Active:       67069228 kB
    Inactive:      8827952 kB
    HighTotal:           0 kB
    HighFree:            0 kB
    LowTotal:     82450572 kB
    LowFree:        238352 kB
    SwapTotal:    32764556 kB
    SwapFree:     32763228 kB
    Dirty:             460 kB
    Writeback:           0 kB
    AnonPages:    61363732 kB
    Mapped:         296092 kB
    Slab:          6092760 kB
    PageTables:     139984 kB
    NFS_Unstable:        0 kB
    Bounce:              0 kB
    CommitLimit:  73989840 kB
    Committed_AS: 63359708 kB
    VmallocTotal: 34359738367 kB
    VmallocUsed:    296248 kB
    VmallocChunk: 34359441643 kB
    HugePages_Total:     0
    HugePages_Free:      0
    HugePages_Rsvd:      0
    Hugepagesize:     2048 kB


########################################################################
Parsing Rule File /afs/kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_LVSruns/.technology.rul.6602@avril.it.kth.se.1 ...
########################################################################
TECHNOLOGY GPDK_1UM -ruleSet default -techLib /afs/kth.se/home/s/a/saul/projects/PDK_GRAPHENE/GPDK_1UM/pvtech.lib;
[INFO]: TECHNOLOGY: Rules file /afs/kth.se/home/s/a/saul/projects/PDK_GRAPHENE/GPDK_1UM/pv_files/./pvlLVS.rul will be included after the remainder of the current rules are processed.
[INFO]: TECHNOLOGY GPDK_1UM -techLib /afs/kth.se/home/s/a/saul/projects/PDK_GRAPHENE/GPDK_1UM/pvtech.lib: End of additions.
INPUT_SCALE 2000;
GRID 5;
UNIT -length u;
LAYOUT_PRESERVE_CASE -property yes;
LAYER_DEF M_SD 1000;
LAYER_MAP 2 -datatype 0 1000;
LAYER_DEF M_TOP 1001;
LAYER_MAP 5 -datatype 0 1001;
LAYER_DEF GRAPH 1003;
LAYER_MAP 3 -datatype 0 1003;
LAYER_DEF TOX_N 1004;
LAYER_MAP 4 -datatype 0 1004;
LAYER_DEF M_SD_pin 1005;
LAYER_MAP 2 -texttype 251 1005;
TEXT_LAYER M_SD_pin;
PORT -text_layer M_SD_pin;
LAYER_DEF M_TOP_pin 1006;
LAYER_MAP 5 -texttype 251 1006;
TEXT_LAYER M_TOP_pin;
PORT -text_layer M_TOP_pin;
LAYER_DEF MIM_CAP 1007;
LAYER_MAP 25 -datatype 0 1007;
LAYER_DEF IND 1008;
LAYER_MAP 26 -datatype 0 1008;
LAYER_DEF IND_P1 1009;
LAYER_MAP 27 -datatype 0 1009;
LAYER_DEF IND_P2 1010;
LAYER_MAP 28 -datatype 0 1010;
LAYER_DEF IND_P3 1011;
LAYER_MAP 29 -datatype 0 1011;
LAYER_DEF IND_P4 1012;
LAYER_MAP 30 -datatype 0 1012;
LAYER_DEF RES_GRAPH 1013;
LAYER_MAP 31 -datatype 0 1013;
NOT M_TOP IND M_TOP_conn;
NOT GRAPH RES_GRAPH GRAPH_aux;
NOT M_TOP_conn M_SD M_TOP_gate;
AND M_TOP_gate GRAPH_aux PGATE;
NOT GRAPH_aux PGATE PSD;
AND M_TOP_conn MIM_CAP M_CAP1;
AND M_SD MIM_CAP M_CAP2;
AND M_CAP1 M_CAP2 M_CAP;
AND IND M_TOP IND_TOP;
AND IND M_SD IND_SD;
OR IND_TOP IND_SD IND_SEL;
AND IND_SEL IND_P1 LAUX1;
NOT LAUX1 IND_P2 LAUX2;
NOT LAUX2 IND_P3 LAUX3;
NOT LAUX3 IND_P4 IND_1;
AND IND_SEL IND_P2 LAUX4;
NOT LAUX4 IND_P1 LAUX5;
NOT LAUX5 IND_P3 LAUX6;
NOT LAUX6 IND_P4 IND_2;
AND LAUX1 LAUX4 LAUX7;
NOT LAUX7 IND_P3 LAUX8;
NOT LAUX8 IND_P4 IND_3;
AND IND_SEL IND_P3 LAUX9;
NOT LAUX9 IND_P1 LAUX10;
NOT LAUX10 IND_P2 LAUX11;
NOT LAUX11 IND_P4 IND_4;

RULE IND_SEL {
    COPY IND_SEL;
}

RULE IND_1 {
    COPY IND_1;
}
AND RES_GRAPH GRAPH RES_1;
NOT RES_1 M_SD RES;
AND RES_1 M_SD RES_TER;
CONNECT M_SD M_TOP_conn -by TOX_N;
CONNECT M_SD PSD -by M_SD;
CONNECT M_TOP_gate M_TOP_conn -by M_TOP_conn;
CONNECT M_CAP1 M_TOP_conn -by M_TOP_conn;
CONNECT M_CAP2 M_SD -by M_SD;
CONNECT IND_1 M_TOP_conn -by M_TOP_conn;
CONNECT IND_2 M_TOP_conn -by M_TOP_conn;
CONNECT IND_3 M_TOP_conn -by M_TOP_conn;
CONNECT IND_4 M_TOP_conn -by M_TOP_conn;
CONNECT RES_TER M_SD -by M_SD;
ATTACH M_SD_pin M_SD;
ATTACH M_TOP_pin M_TOP_conn;
DEVICE M ( gfet ) PGATE M_TOP_gate ( G ) PSD ( D ) PSD ( S ) [ 
 property W , L 
 W = perimeter_co_out ( PGATE , PSD ) *0.5 
 L = perimeter_inside ( PGATE , M_TOP_gate ) *0.5 
 ];
LVS_CHECK_PROPERTY M ( gfet ) W W -tolerance 3;
LVS_CHECK_PROPERTY M ( gfet ) L L -tolerance 3;
DEVICE C ( mim_cap ) M_CAP M_CAP1 ( PLUS ) M_CAP2 ( MINUS ) [ 
 property W , L , c , Er , TOX 
 W = 1e-05 
 L = 1e-05 
 Er = 9.1 
 TOX = 2.5e-08 
 c = area ( M_CAP ) *Er*8.854e-12 / TOX 
 ];
LVS_CHECK_PROPERTY C ( mim_cap ) c c -tolerance 3;
DEVICE L ( ind_0n4 ) IND_SEL IND_1 ( PLUS ) IND_1 ( MINUS ) [ 
 property L 
 L = 4e-10 
 ];
DEVICE L ( ind_1n5 ) IND_SEL IND_2 ( PLUS ) IND_2 ( MINUS ) [ 
 property L 
 L = 1.5e-09 
 ];
DEVICE L ( ind_2n0 ) IND_SEL IND_3 ( PLUS ) IND_3 ( MINUS ) [ 
 property L 
 L = 2e-09 
 ];
DEVICE L ( ind_2n8 ) IND_SEL IND_4 ( PLUS ) IND_4 ( MINUS ) [ 
 property L 
 L = 2.8e-09 
 ];
DEVICE R ( graph_res ) RES RES_TER ( PLUS ) RES_TER ( MINUS ) [ 
 property r , W , L , R_sheet 
 R_sheet = 1000 
 L = perimeter_outside ( RES , RES_TER ) / 2 
 W = area ( RES ) / L 
 r = R_sheet*L / W 
 ];
LVS_CHECK_PROPERTY R ( graph_res ) r r -tolerance 3;
Operation 'COPY' at line 115 in file pvlLVS.rul is not selected for executing, remove it.


operation group: 1/31
    M_TOP_conn = NOT M_TOP IND
========================================================================


operation group: 2/31
    GRAPH_aux = NOT GRAPH RES_GRAPH
========================================================================


operation group: 3/31
    M_TOP_gate = NOT M_TOP_conn M_SD
========================================================================


operation group: 4/31
    PGATE = AND M_TOP_gate GRAPH_aux
========================================================================


operation group: 5/31
    PSD = NOT GRAPH_aux PGATE
========================================================================


operation group: 6/31
    M_CAP1 = AND M_TOP_conn MIM_CAP
========================================================================


operation group: 7/31
    M_CAP2 = AND M_SD MIM_CAP
========================================================================


operation group: 8/31
    IND_TOP = AND IND M_TOP
========================================================================


operation group: 9/31
    IND_SD = AND IND M_SD
========================================================================


operation group: 10/31
    IND_SEL = OR IND_TOP IND_SD
========================================================================


operation group: 11/31
    LAUX1 = AND IND_SEL IND_P1
========================================================================


operation group: 12/31
    LAUX2 = NOT LAUX1 IND_P2
========================================================================


operation group: 13/31
    LAUX3 = NOT LAUX2 IND_P3
========================================================================


operation group: 14/31
    IND_1 = NOT LAUX3 IND_P4
========================================================================


operation group: 15/31
    LAUX4 = AND IND_SEL IND_P2
========================================================================


operation group: 16/31
    LAUX5 = NOT LAUX4 IND_P1
========================================================================


operation group: 17/31
    LAUX6 = NOT LAUX5 IND_P3
========================================================================


operation group: 18/31
    IND_2 = NOT LAUX6 IND_P4
========================================================================


operation group: 19/31
    LAUX7 = AND LAUX1 LAUX4
========================================================================


operation group: 20/31
    LAUX8 = NOT LAUX7 IND_P3
========================================================================


operation group: 21/31
    IND_3 = NOT LAUX8 IND_P4
========================================================================


operation group: 22/31
    LAUX9 = AND IND_SEL IND_P3
========================================================================


operation group: 23/31
    LAUX10 = NOT LAUX9 IND_P1
========================================================================


operation group: 24/31
    LAUX11 = NOT LAUX10 IND_P2
========================================================================


operation group: 25/31
    IND_4 = NOT LAUX11 IND_P4
========================================================================


operation group: 26/31
    RES_1 = AND RES_GRAPH GRAPH
========================================================================


operation group: 27/31
    RES_TER = AND RES_1 M_SD
========================================================================


operation group: 28/31
    CONNECT M_SD M_TOP_conn -by TOX_N
    CONNECT M_SD PSD -by M_SD
    CONNECT M_TOP_gate M_TOP_conn -by M_TOP_conn
    CONNECT M_CAP1 M_TOP_conn -by M_TOP_conn
    CONNECT M_CAP2 M_SD -by M_SD
    CONNECT IND_1 M_TOP_conn -by M_TOP_conn
    CONNECT IND_2 M_TOP_conn -by M_TOP_conn
    CONNECT IND_3 M_TOP_conn -by M_TOP_conn
    CONNECT IND_4 M_TOP_conn -by M_TOP_conn
    CONNECT RES_TER M_SD -by M_SD
========================================================================


operation group: 29/31
    M_CAP = AND M_CAP1 M_CAP2
========================================================================


operation group: 30/31
    RES = NOT RES_1 M_SD
========================================================================


operation group: 31/31
    DEVICE M( gfet) PGATE M_TOP_gate( G) PSD( S) PSD( D) [
		W = (perim_co_out(PGATE, PSD) * 0.5)
		L = (perim_in(PGATE, M_TOP_gate) * 0.5)
	]

    DEVICE C( mim_cap) M_CAP M_CAP1( PLUS) M_CAP2( MINUS) [
		W = 1e-05
		L = 1e-05
		Er = 9.1
		TOX = 2.5e-08
		c = (((area(M_CAP) * Er) * 8.854e-12) / TOX)
	]

    DEVICE L( ind_0n4) IND_SEL IND_1( PLUS) IND_1( MINUS) [
		L = 4e-10
	]

    DEVICE L( ind_1n5) IND_SEL IND_2( PLUS) IND_2( MINUS) [
		L = 1.5e-09
	]

    DEVICE L( ind_2n0) IND_SEL IND_3( PLUS) IND_3( MINUS) [
		L = 2e-09
	]

    DEVICE L( ind_2n8) IND_SEL IND_4( PLUS) IND_4( MINUS) [
		L = 2.8e-09
	]

    DEVICE R( graph_res) RES RES_TER( PLUS) RES_TER( MINUS) [
		R_sheet = 1000
		L = (perim_out(RES, RES_TER) / 2)
		W = (area(RES) / L)
		r = ((R_sheet * L) / W)
	]

========================================================================
Completed execution after parsing the rules, as requested by the "-p" flag or "-get_rules" flag 


Netlist Extraction Finished Normally. Tue Jan 27 10:10:52 2015


