#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5aff74e684b0 .scope module, "Weight_Memory" "Weight_Memory" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 10 "wadd";
    .port_info 4 /INPUT 10 "radd";
    .port_info 5 /INPUT 16 "win";
    .port_info 6 /OUTPUT 16 "wout";
P_0x5aff74e21140 .param/l "addressWidth" 0 2 4, +C4<00000000000000000000000000001010>;
P_0x5aff74e21180 .param/l "dataWidth" 0 2 4, +C4<00000000000000000000000000010000>;
P_0x5aff74e211c0 .param/l "layerNo" 0 2 4, +C4<00000000000000000000000000000001>;
P_0x5aff74e21200 .param/l "neuronNo" 0 2 4, +C4<00000000000000000000000000000101>;
P_0x5aff74e21240 .param/l "numWeight" 0 2 4, +C4<00000000000000000000000000000011>;
P_0x5aff74e21280 .param/str "weightFile" 0 2 4, "w_1_15.mif";
o0x7c828f2e1018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aff74e281f0_0 .net "clk", 0 0, o0x7c828f2e1018;  0 drivers
v0x5aff74e28290 .array "mem", 0 2, 15 0;
o0x7c828f2e1048 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5aff74e22920_0 .net "radd", 9 0, o0x7c828f2e1048;  0 drivers
o0x7c828f2e1078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aff74e271a0_0 .net "ren", 0 0, o0x7c828f2e1078;  0 drivers
o0x7c828f2e10a8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5aff74e22650_0 .net "wadd", 9 0, o0x7c828f2e10a8;  0 drivers
o0x7c828f2e10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aff74e22880_0 .net "wen", 0 0, o0x7c828f2e10d8;  0 drivers
o0x7c828f2e1108 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5aff74e1fbf0_0 .net "win", 15 0, o0x7c828f2e1108;  0 drivers
v0x5aff74e7c1d0_0 .var "wout", 15 0;
E_0x5aff74de5f10 .event posedge, v0x5aff74e281f0_0;
S_0x5aff74e38dc0 .scope module, "layer_tb" "layer_tb" 3 3;
 .timescale -9 -12;
P_0x5aff74e6b310 .param/l "K" 0 3 8, C4<000000011>;
P_0x5aff74e6b350 .param/l "P" 0 3 9, C4<000000010>;
P_0x5aff74e6b390 .param/l "W" 0 3 7, C4<000011100>;
P_0x5aff74e6b3d0 .param/l "actype" 0 3 11, C4<1>;
P_0x5aff74e6b410 .param/l "clkp" 0 3 47, +C4<00000000000000000000000000010100>;
P_0x5aff74e6b450 .param/l "dataWidth" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x5aff74e6b490 .param/l "s" 0 3 10, +C4<00000000000000000000000000000001>;
v0x5aff74e9c250_0 .var "bias", 7 0;
v0x5aff74e9c330_0 .var "ce", 0 0;
v0x5aff74e9c3f0_0 .var "clk", 0 0;
v0x5aff74e9c490_0 .net "data_out", 7 0, L_0x5aff74eae900;  1 drivers
v0x5aff74e9c580_0 .net "end_op", 0 0, v0x5aff74e953a0_0;  1 drivers
v0x5aff74e9c670_0 .var "global_rst", 0 0;
v0x5aff74e9c920_0 .var/i "i", 31 0;
v0x5aff74e9c9e0 .array "input_data", 783 0, 7 0;
v0x5aff74e9caa0 .array "kernel_data", 8 0, 7 0;
v0x5aff74e9cbf0_0 .var "myInput", 7 0;
v0x5aff74e9ccb0_0 .var/i "pass_count", 31 0;
v0x5aff74e9cd90 .array "pooling_out_data", 168 0, 7 0;
v0x5aff74e9ce50_0 .net "valid_op", 0 0, v0x5aff74e957b0_0;  1 drivers
v0x5aff74e9cef0_0 .var "weight", 71 0;
E_0x5aff74de5e70 .event posedge, v0x5aff74e7db20_0;
S_0x5aff74e7c3d0 .scope module, "uut" "layer" 3 34, 4 1 0, S_0x5aff74e38dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "global_rst";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 8 "myInput";
    .port_info 4 /INPUT 72 "weight";
    .port_info 5 /INPUT 8 "bias";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "valid_op";
    .port_info 8 /OUTPUT 1 "end_op";
P_0x5aff74e7c580 .param/l "K" 0 4 4, C4<000000011>;
P_0x5aff74e7c5c0 .param/l "P" 0 4 5, C4<000000010>;
P_0x5aff74e7c600 .param/l "W" 0 4 3, C4<000011100>;
P_0x5aff74e7c640 .param/l "actype" 0 4 7, C4<1>;
P_0x5aff74e7c680 .param/l "dataWidth" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x5aff74e7c6c0 .param/l "ptype" 0 4 8, C4<1>;
P_0x5aff74e7c700 .param/l "s" 0 4 6, +C4<00000000000000000000000000000001>;
L_0x5aff74e280d0 .functor AND 1, v0x5aff74e930e0_0, L_0x5aff74e9d230, C4<1>, C4<1>;
v0x5aff74e9b400_0 .net *"_ivl_1", 0 0, L_0x5aff74e9d230;  1 drivers
v0x5aff74e9b4e0_0 .net "act_op", 7 0, L_0x5aff74e9d050;  1 drivers
v0x5aff74e9b5a0_0 .net "bias", 7 0, v0x5aff74e9c250_0;  1 drivers
v0x5aff74e9b640_0 .net "ce", 0 0, v0x5aff74e9c330_0;  1 drivers
v0x5aff74e9b6e0_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  1 drivers
v0x5aff74e9b9e0_0 .net "conv_op", 7 0, L_0x5aff74e9dd80;  1 drivers
v0x5aff74e9bad0_0 .net "data_out", 7 0, L_0x5aff74eae900;  alias, 1 drivers
v0x5aff74e9bb90_0 .net "end_conv", 0 0, v0x5aff74e92a90_0;  1 drivers
v0x5aff74e9bc30_0 .net "end_op", 0 0, v0x5aff74e953a0_0;  alias, 1 drivers
v0x5aff74e9bcd0_0 .net "global_rst", 0 0, v0x5aff74e9c670_0;  1 drivers
v0x5aff74e9bd70_0 .net "myInput", 7 0, v0x5aff74e9cbf0_0;  1 drivers
v0x5aff74e9be10_0 .net "valid_conv", 0 0, v0x5aff74e930e0_0;  1 drivers
v0x5aff74e9beb0_0 .net "valid_op", 0 0, v0x5aff74e957b0_0;  alias, 1 drivers
v0x5aff74e9bfa0_0 .net "valid_pooling", 0 0, L_0x5aff74e280d0;  1 drivers
v0x5aff74e9c0d0_0 .net "weight", 71 0, v0x5aff74e9cef0_0;  1 drivers
L_0x5aff74e9d230 .reduce/nor v0x5aff74e92a90_0;
S_0x5aff74e7cb20 .scope module, "conv" "convolver" 4 27, 5 4 0, S_0x5aff74e7c3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "global_rst";
    .port_info 3 /INPUT 8 "myInput";
    .port_info 4 /INPUT 72 "weight";
    .port_info 5 /INPUT 8 "bias";
    .port_info 6 /OUTPUT 8 "conv_op";
    .port_info 7 /OUTPUT 1 "valid_conv";
    .port_info 8 /OUTPUT 1 "end_conv";
P_0x5aff74e6c300 .param/l "K" 0 5 7, C4<000000011>;
P_0x5aff74e6c340 .param/l "W" 0 5 6, C4<000011100>;
P_0x5aff74e6c380 .param/l "dataWidth" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e6c3c0 .param/l "s" 0 5 8, +C4<00000000000000000000000000000001>;
v0x5aff74e92570_0 .net "bias", 7 0, v0x5aff74e9c250_0;  alias, 1 drivers
v0x5aff74e92650_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e92710_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e927e0_0 .var "col_counter", 5 0;
v0x5aff74e92880_0 .net "conv_op", 7 0, L_0x5aff74e9dd80;  alias, 1 drivers
v0x5aff74e929b0_0 .var "cycle_counter", 9 0;
v0x5aff74e92a90_0 .var "end_conv", 0 0;
v0x5aff74e92b50_0 .net "global_rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e92bf0_0 .net "myInput", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e92cb0_0 .var "row_counter", 5 0;
L_0x7c828f298060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5aff74e92d90 .array "tmp", 0 10;
v0x5aff74e92d90_0 .net v0x5aff74e92d90 0, 7 0, L_0x7c828f298060; 1 drivers
v0x5aff74e92d90_1 .net v0x5aff74e92d90 1, 7 0, v0x5aff74e7dbe0_0; 1 drivers
v0x5aff74e92d90_2 .net v0x5aff74e92d90 2, 7 0, v0x5aff74e7eb60_0; 1 drivers
v0x5aff74e92d90_3 .net v0x5aff74e92d90 3, 7 0, L_0x5aff74e27010; 1 drivers
v0x5aff74e92d90_4 .net v0x5aff74e92d90 4, 7 0, v0x5aff74e85f50_0; 1 drivers
v0x5aff74e92d90_5 .net v0x5aff74e92d90 5, 7 0, v0x5aff74e86f30_0; 1 drivers
v0x5aff74e92d90_6 .net v0x5aff74e92d90 6, 7 0, L_0x5aff74e25f70; 1 drivers
v0x5aff74e92d90_7 .net v0x5aff74e92d90 7, 7 0, v0x5aff74e8e640_0; 1 drivers
v0x5aff74e92d90_8 .net v0x5aff74e92d90 8, 7 0, v0x5aff74e8f650_0; 1 drivers
v0x5aff74e92d90_9 .net v0x5aff74e92d90 9, 7 0, v0x5aff74e90810_0; 1 drivers
o0x7c828f2e2f98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5aff74e92d90_10 .net v0x5aff74e92d90 10, 7 0, o0x7c828f2e2f98; 0 drivers
v0x5aff74e930e0_0 .var "valid_conv", 0 0;
v0x5aff74e93180_0 .net "weight", 71 0, v0x5aff74e9cef0_0;  alias, 1 drivers
v0x5aff74e93260 .array "weight_tmp", 0 8;
v0x5aff74e93260_0 .net v0x5aff74e93260 0, 7 0, L_0x5aff74e9d400; 1 drivers
v0x5aff74e93260_1 .net v0x5aff74e93260 1, 7 0, L_0x5aff74e9d510; 1 drivers
v0x5aff74e93260_2 .net v0x5aff74e93260 2, 7 0, L_0x5aff74e9d690; 1 drivers
v0x5aff74e93260_3 .net v0x5aff74e93260 3, 7 0, L_0x5aff74e9d730; 1 drivers
v0x5aff74e93260_4 .net v0x5aff74e93260 4, 7 0, L_0x5aff74e9d820; 1 drivers
v0x5aff74e93260_5 .net v0x5aff74e93260 5, 7 0, L_0x5aff74e9d910; 1 drivers
v0x5aff74e93260_6 .net v0x5aff74e93260 6, 7 0, L_0x5aff74e9da40; 1 drivers
v0x5aff74e93260_7 .net v0x5aff74e93260 7, 7 0, L_0x5aff74e9db30; 1 drivers
v0x5aff74e93260_8 .net v0x5aff74e93260 8, 7 0, L_0x5aff74e9dc70; 1 drivers
L_0x5aff74e9d400 .part v0x5aff74e9cef0_0, 0, 8;
L_0x5aff74e9d510 .part v0x5aff74e9cef0_0, 8, 8;
L_0x5aff74e9d690 .part v0x5aff74e9cef0_0, 16, 8;
L_0x5aff74e9d730 .part v0x5aff74e9cef0_0, 24, 8;
L_0x5aff74e9d820 .part v0x5aff74e9cef0_0, 32, 8;
L_0x5aff74e9d910 .part v0x5aff74e9cef0_0, 40, 8;
L_0x5aff74e9da40 .part v0x5aff74e9cef0_0, 48, 8;
L_0x5aff74e9db30 .part v0x5aff74e9cef0_0, 56, 8;
L_0x5aff74e9dc70 .part v0x5aff74e9cef0_0, 64, 8;
S_0x5aff74e7cfb0 .scope generate, "MAC[0]" "MAC[0]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e7d1d0 .param/l "i" 1 5 36, +C4<00>;
S_0x5aff74e7d2b0 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e7cfb0;
 .timescale -9 -12;
S_0x5aff74e7d490 .scope module, "mac" "mac_manual" 5 70, 6 4 0, S_0x5aff74e7d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e6f7b0 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e6f7f0 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e7d870_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e7d970_0 .net "b", 7 0, L_0x5aff74e9d400;  alias, 1 drivers
v0x5aff74e7da50_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e7db20_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e7dbe0_0 .var "data_out", 7 0;
v0x5aff74e7dd10_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e7ddd0_0 .net "tmp", 7 0, L_0x7c828f298060;  alias, 1 drivers
E_0x5aff74e70b10/0 .event negedge, v0x5aff74e7dd10_0;
E_0x5aff74e70b10/1 .event posedge, v0x5aff74e7db20_0;
E_0x5aff74e70b10 .event/or E_0x5aff74e70b10/0, E_0x5aff74e70b10/1;
S_0x5aff74e7df90 .scope generate, "MAC[1]" "MAC[1]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e7e1b0 .param/l "i" 1 5 36, +C4<01>;
S_0x5aff74e7e270 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e7df90;
 .timescale -9 -12;
S_0x5aff74e7e450 .scope module, "mac" "mac_manual" 5 70, 6 4 0, S_0x5aff74e7e270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e70960 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e709a0 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e7e7c0_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e7e8d0_0 .net "b", 7 0, L_0x5aff74e9d510;  alias, 1 drivers
v0x5aff74e7e990_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e7ea90_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e7eb60_0 .var "data_out", 7 0;
v0x5aff74e7ec50_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e7ecf0_0 .net "tmp", 7 0, v0x5aff74e7dbe0_0;  alias, 1 drivers
S_0x5aff74e7eea0 .scope generate, "MAC[2]" "MAC[2]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e7f0d0 .param/l "i" 1 5 36, +C4<010>;
S_0x5aff74e7f190 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e7eea0;
 .timescale -9 -12;
S_0x5aff74e7f370 .scope generate, "genblk1" "genblk1" 5 39, 5 39 0, S_0x5aff74e7f190;
 .timescale -9 -12;
v0x5aff74e85260_0 .net "tmp2", 7 0, v0x5aff74e7fd00_0;  1 drivers
S_0x5aff74e7f570 .scope module, "mac" "mac_manual" 5 52, 6 4 0, S_0x5aff74e7f370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e704f0 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e70530 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e7f910_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e7fa40_0 .net "b", 7 0, L_0x5aff74e9d690;  alias, 1 drivers
v0x5aff74e7fb20_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e7fc10_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e7fd00_0 .var "data_out", 7 0;
v0x5aff74e7fe10_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e7ff00_0 .net "tmp", 7 0, v0x5aff74e7eb60_0;  alias, 1 drivers
S_0x5aff74e800c0 .scope module, "sr" "shift_register" 5 61, 7 4 0, S_0x5aff74e7f370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5aff74e6c110 .param/l "dataWidth" 0 7 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e6c150 .param/l "size" 0 7 6, C4<0000011001>;
v0x5aff74e84d10_24 .array/port v0x5aff74e84d10, 24;
L_0x5aff74e27010 .functor BUFZ 8, v0x5aff74e84d10_24, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5aff74e84950_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e849f0_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e84ab0_0 .net "data_in", 7 0, v0x5aff74e7fd00_0;  alias, 1 drivers
v0x5aff74e84b80_0 .net "data_out", 7 0, L_0x5aff74e27010;  alias, 1 drivers
v0x5aff74e84c20_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e84d10 .array "tmp", 0 24, 7 0;
S_0x5aff74e80360 .scope generate, "genblk1[0]" "genblk1[0]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e80580 .param/l "l" 1 7 16, +C4<00>;
S_0x5aff74e80660 .scope generate, "genblk1[1]" "genblk1[1]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e80860 .param/l "l" 1 7 16, +C4<01>;
S_0x5aff74e80920 .scope generate, "genblk1[2]" "genblk1[2]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e80b00 .param/l "l" 1 7 16, +C4<010>;
S_0x5aff74e80bc0 .scope generate, "genblk1[3]" "genblk1[3]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e80da0 .param/l "l" 1 7 16, +C4<011>;
S_0x5aff74e80e80 .scope generate, "genblk1[4]" "genblk1[4]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e810b0 .param/l "l" 1 7 16, +C4<0100>;
S_0x5aff74e81190 .scope generate, "genblk1[5]" "genblk1[5]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e81370 .param/l "l" 1 7 16, +C4<0101>;
S_0x5aff74e81450 .scope generate, "genblk1[6]" "genblk1[6]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e81630 .param/l "l" 1 7 16, +C4<0110>;
S_0x5aff74e81710 .scope generate, "genblk1[7]" "genblk1[7]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e818f0 .param/l "l" 1 7 16, +C4<0111>;
S_0x5aff74e819d0 .scope generate, "genblk1[8]" "genblk1[8]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e81060 .param/l "l" 1 7 16, +C4<01000>;
S_0x5aff74e81c40 .scope generate, "genblk1[9]" "genblk1[9]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e81e20 .param/l "l" 1 7 16, +C4<01001>;
S_0x5aff74e81f00 .scope generate, "genblk1[10]" "genblk1[10]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e820e0 .param/l "l" 1 7 16, +C4<01010>;
S_0x5aff74e821c0 .scope generate, "genblk1[11]" "genblk1[11]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e823a0 .param/l "l" 1 7 16, +C4<01011>;
S_0x5aff74e82480 .scope generate, "genblk1[12]" "genblk1[12]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e82660 .param/l "l" 1 7 16, +C4<01100>;
S_0x5aff74e82740 .scope generate, "genblk1[13]" "genblk1[13]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e82920 .param/l "l" 1 7 16, +C4<01101>;
S_0x5aff74e82a00 .scope generate, "genblk1[14]" "genblk1[14]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e82be0 .param/l "l" 1 7 16, +C4<01110>;
S_0x5aff74e82cc0 .scope generate, "genblk1[15]" "genblk1[15]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e82ea0 .param/l "l" 1 7 16, +C4<01111>;
S_0x5aff74e82f80 .scope generate, "genblk1[16]" "genblk1[16]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e83270 .param/l "l" 1 7 16, +C4<010000>;
S_0x5aff74e83350 .scope generate, "genblk1[17]" "genblk1[17]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e83530 .param/l "l" 1 7 16, +C4<010001>;
S_0x5aff74e83610 .scope generate, "genblk1[18]" "genblk1[18]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e837f0 .param/l "l" 1 7 16, +C4<010010>;
S_0x5aff74e838d0 .scope generate, "genblk1[19]" "genblk1[19]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e83ab0 .param/l "l" 1 7 16, +C4<010011>;
S_0x5aff74e83b90 .scope generate, "genblk1[20]" "genblk1[20]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e83d70 .param/l "l" 1 7 16, +C4<010100>;
S_0x5aff74e83e50 .scope generate, "genblk1[21]" "genblk1[21]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e84030 .param/l "l" 1 7 16, +C4<010101>;
S_0x5aff74e84110 .scope generate, "genblk1[22]" "genblk1[22]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e842f0 .param/l "l" 1 7 16, +C4<010110>;
S_0x5aff74e843d0 .scope generate, "genblk1[23]" "genblk1[23]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e845b0 .param/l "l" 1 7 16, +C4<010111>;
S_0x5aff74e84690 .scope generate, "genblk1[24]" "genblk1[24]" 7 16, 7 16 0, S_0x5aff74e800c0;
 .timescale -9 -12;
P_0x5aff74e84870 .param/l "l" 1 7 16, +C4<011000>;
S_0x5aff74e85390 .scope generate, "MAC[3]" "MAC[3]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e85590 .param/l "i" 1 5 36, +C4<011>;
S_0x5aff74e85670 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e85390;
 .timescale -9 -12;
S_0x5aff74e85850 .scope module, "mac" "mac_manual" 5 70, 6 4 0, S_0x5aff74e85670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e708d0 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e70910 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e85bc0_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e85ca0_0 .net "b", 7 0, L_0x5aff74e9d730;  alias, 1 drivers
v0x5aff74e85d80_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e85e20_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e85f50_0 .var "data_out", 7 0;
v0x5aff74e86010_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e86140_0 .net "tmp", 7 0, L_0x5aff74e27010;  alias, 1 drivers
S_0x5aff74e86300 .scope generate, "MAC[4]" "MAC[4]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e864b0 .param/l "i" 1 5 36, +C4<0100>;
S_0x5aff74e86590 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e86300;
 .timescale -9 -12;
S_0x5aff74e86770 .scope module, "mac" "mac_manual" 5 70, 6 4 0, S_0x5aff74e86590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e86970 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e869b0 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e86c00_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e86ce0_0 .net "b", 7 0, L_0x5aff74e9d820;  alias, 1 drivers
v0x5aff74e86dc0_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e86e90_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e86f30_0 .var "data_out", 7 0;
v0x5aff74e86ff0_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e87090_0 .net "tmp", 7 0, v0x5aff74e85f50_0;  alias, 1 drivers
S_0x5aff74e87250 .scope generate, "MAC[5]" "MAC[5]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e87450 .param/l "i" 1 5 36, +C4<0101>;
S_0x5aff74e87530 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e87250;
 .timescale -9 -12;
S_0x5aff74e87710 .scope generate, "genblk1" "genblk1" 5 39, 5 39 0, S_0x5aff74e87530;
 .timescale -9 -12;
v0x5aff74e8d730_0 .net "tmp2", 7 0, v0x5aff74e88100_0;  1 drivers
S_0x5aff74e87910 .scope module, "mac" "mac_manual" 5 52, 6 4 0, S_0x5aff74e87710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e87b10 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e87b50 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e87dd0_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e87eb0_0 .net "b", 7 0, L_0x5aff74e9d910;  alias, 1 drivers
v0x5aff74e87f90_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e88060_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e88100_0 .var "data_out", 7 0;
v0x5aff74e88210_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e882b0_0 .net "tmp", 7 0, v0x5aff74e86f30_0;  alias, 1 drivers
S_0x5aff74e88470 .scope module, "sr" "shift_register" 5 61, 7 4 0, S_0x5aff74e87710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5aff74e87bf0 .param/l "dataWidth" 0 7 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e87c30 .param/l "size" 0 7 6, C4<0000011001>;
v0x5aff74e8d1e0_24 .array/port v0x5aff74e8d1e0, 24;
L_0x5aff74e25f70 .functor BUFZ 8, v0x5aff74e8d1e0_24, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5aff74e8ce20_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e8cec0_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e8cf80_0 .net "data_in", 7 0, v0x5aff74e88100_0;  alias, 1 drivers
v0x5aff74e8d050_0 .net "data_out", 7 0, L_0x5aff74e25f70;  alias, 1 drivers
v0x5aff74e8d0f0_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e8d1e0 .array "tmp", 0 24, 7 0;
S_0x5aff74e88800 .scope generate, "genblk1[0]" "genblk1[0]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e88a20 .param/l "l" 1 7 16, +C4<00>;
S_0x5aff74e88b00 .scope generate, "genblk1[1]" "genblk1[1]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e88d00 .param/l "l" 1 7 16, +C4<01>;
S_0x5aff74e88dc0 .scope generate, "genblk1[2]" "genblk1[2]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e88fd0 .param/l "l" 1 7 16, +C4<010>;
S_0x5aff74e89090 .scope generate, "genblk1[3]" "genblk1[3]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e89270 .param/l "l" 1 7 16, +C4<011>;
S_0x5aff74e89350 .scope generate, "genblk1[4]" "genblk1[4]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e89580 .param/l "l" 1 7 16, +C4<0100>;
S_0x5aff74e89660 .scope generate, "genblk1[5]" "genblk1[5]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e89840 .param/l "l" 1 7 16, +C4<0101>;
S_0x5aff74e89920 .scope generate, "genblk1[6]" "genblk1[6]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e89b00 .param/l "l" 1 7 16, +C4<0110>;
S_0x5aff74e89be0 .scope generate, "genblk1[7]" "genblk1[7]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e89dc0 .param/l "l" 1 7 16, +C4<0111>;
S_0x5aff74e89ea0 .scope generate, "genblk1[8]" "genblk1[8]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e89530 .param/l "l" 1 7 16, +C4<01000>;
S_0x5aff74e8a110 .scope generate, "genblk1[9]" "genblk1[9]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8a2f0 .param/l "l" 1 7 16, +C4<01001>;
S_0x5aff74e8a3d0 .scope generate, "genblk1[10]" "genblk1[10]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8a5b0 .param/l "l" 1 7 16, +C4<01010>;
S_0x5aff74e8a690 .scope generate, "genblk1[11]" "genblk1[11]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8a870 .param/l "l" 1 7 16, +C4<01011>;
S_0x5aff74e8a950 .scope generate, "genblk1[12]" "genblk1[12]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8ab30 .param/l "l" 1 7 16, +C4<01100>;
S_0x5aff74e8ac10 .scope generate, "genblk1[13]" "genblk1[13]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8adf0 .param/l "l" 1 7 16, +C4<01101>;
S_0x5aff74e8aed0 .scope generate, "genblk1[14]" "genblk1[14]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8b0b0 .param/l "l" 1 7 16, +C4<01110>;
S_0x5aff74e8b190 .scope generate, "genblk1[15]" "genblk1[15]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8b370 .param/l "l" 1 7 16, +C4<01111>;
S_0x5aff74e8b450 .scope generate, "genblk1[16]" "genblk1[16]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8b740 .param/l "l" 1 7 16, +C4<010000>;
S_0x5aff74e8b820 .scope generate, "genblk1[17]" "genblk1[17]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8ba00 .param/l "l" 1 7 16, +C4<010001>;
S_0x5aff74e8bae0 .scope generate, "genblk1[18]" "genblk1[18]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8bcc0 .param/l "l" 1 7 16, +C4<010010>;
S_0x5aff74e8bda0 .scope generate, "genblk1[19]" "genblk1[19]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8bf80 .param/l "l" 1 7 16, +C4<010011>;
S_0x5aff74e8c060 .scope generate, "genblk1[20]" "genblk1[20]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8c240 .param/l "l" 1 7 16, +C4<010100>;
S_0x5aff74e8c320 .scope generate, "genblk1[21]" "genblk1[21]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8c500 .param/l "l" 1 7 16, +C4<010101>;
S_0x5aff74e8c5e0 .scope generate, "genblk1[22]" "genblk1[22]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8c7c0 .param/l "l" 1 7 16, +C4<010110>;
S_0x5aff74e8c8a0 .scope generate, "genblk1[23]" "genblk1[23]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8ca80 .param/l "l" 1 7 16, +C4<010111>;
S_0x5aff74e8cb60 .scope generate, "genblk1[24]" "genblk1[24]" 7 16, 7 16 0, S_0x5aff74e88470;
 .timescale -9 -12;
P_0x5aff74e8cd40 .param/l "l" 1 7 16, +C4<011000>;
S_0x5aff74e8d860 .scope generate, "MAC[6]" "MAC[6]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e8da60 .param/l "i" 1 5 36, +C4<0110>;
S_0x5aff74e8db40 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e8d860;
 .timescale -9 -12;
S_0x5aff74e8dd20 .scope module, "mac" "mac_manual" 5 70, 6 4 0, S_0x5aff74e8db40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e886c0 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e88700 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e8e120_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e8e200_0 .net "b", 7 0, L_0x5aff74e9da40;  alias, 1 drivers
v0x5aff74e8e2e0_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e8e490_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e8e640_0 .var "data_out", 7 0;
v0x5aff74e8e750_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e8e900_0 .net "tmp", 7 0, L_0x5aff74e25f70;  alias, 1 drivers
S_0x5aff74e8eac0 .scope generate, "MAC[7]" "MAC[7]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e8ecc0 .param/l "i" 1 5 36, +C4<0111>;
S_0x5aff74e8eda0 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e8eac0;
 .timescale -9 -12;
S_0x5aff74e8ef80 .scope module, "mac" "mac_manual" 5 70, 6 4 0, S_0x5aff74e8eda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e860b0 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e860f0 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e8f320_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e8f400_0 .net "b", 7 0, L_0x5aff74e9db30;  alias, 1 drivers
v0x5aff74e8f4e0_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e8f5b0_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e8f650_0 .var "data_out", 7 0;
v0x5aff74e8f760_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e8f800_0 .net "tmp", 7 0, v0x5aff74e8e640_0;  alias, 1 drivers
S_0x5aff74e8f9c0 .scope generate, "MAC[8]" "MAC[8]" 5 36, 5 36 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e7fbc0 .param/l "i" 1 5 36, +C4<01000>;
S_0x5aff74e8fc50 .scope generate, "genblk1" "genblk1" 5 37, 5 37 0, S_0x5aff74e8f9c0;
 .timescale -9 -12;
S_0x5aff74e8fe30 .scope generate, "genblk1" "genblk1" 5 39, 5 39 0, S_0x5aff74e8fc50;
 .timescale -9 -12;
L_0x5aff74e9dd80 .arith/sum 8, v0x5aff74e90810_0, v0x5aff74e9c250_0;
S_0x5aff74e90030 .scope module, "mac" "mac_manual" 5 40, 6 4 0, S_0x5aff74e8fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5aff74e709f0 .param/l "dataWidth" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e70a30 .param/str "macType" 0 6 6, "normalMac";
v0x5aff74e903d0_0 .net "a", 7 0, v0x5aff74e9cbf0_0;  alias, 1 drivers
v0x5aff74e905c0_0 .net "b", 7 0, L_0x5aff74e9dc70;  alias, 1 drivers
v0x5aff74e906a0_0 .net "ce", 0 0, v0x5aff74e9c330_0;  alias, 1 drivers
v0x5aff74e90770_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e90810_0 .var "data_out", 7 0;
v0x5aff74e90920_0 .net "rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e909c0_0 .net "tmp", 7 0, v0x5aff74e8f650_0;  alias, 1 drivers
S_0x5aff74e90b80 .scope generate, "genblk1[0]" "genblk1[0]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e90d80 .param/l "j" 1 5 27, +C4<00>;
S_0x5aff74e90e60 .scope generate, "genblk1[1]" "genblk1[1]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e91040 .param/l "j" 1 5 27, +C4<01>;
S_0x5aff74e91120 .scope generate, "genblk1[2]" "genblk1[2]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e91300 .param/l "j" 1 5 27, +C4<010>;
S_0x5aff74e913e0 .scope generate, "genblk1[3]" "genblk1[3]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e915c0 .param/l "j" 1 5 27, +C4<011>;
S_0x5aff74e916a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e91880 .param/l "j" 1 5 27, +C4<0100>;
S_0x5aff74e91960 .scope generate, "genblk1[5]" "genblk1[5]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e91b40 .param/l "j" 1 5 27, +C4<0101>;
S_0x5aff74e91c20 .scope generate, "genblk1[6]" "genblk1[6]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e91e00 .param/l "j" 1 5 27, +C4<0110>;
S_0x5aff74e91ee0 .scope generate, "genblk1[7]" "genblk1[7]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e921d0 .param/l "j" 1 5 27, +C4<0111>;
S_0x5aff74e922b0 .scope generate, "genblk1[8]" "genblk1[8]" 5 27, 5 27 0, S_0x5aff74e7cb20;
 .timescale -9 -12;
P_0x5aff74e92490 .param/l "j" 1 5 27, +C4<01000>;
S_0x5aff74e93420 .scope generate, "genblk1" "genblk1" 4 40, 4 40 0, S_0x5aff74e7c3d0;
 .timescale -9 -12;
S_0x5aff74e935d0 .scope module, "relu_act" "relu_activation" 4 47, 8 4 0, S_0x5aff74e93420;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "data_out";
P_0x5aff74e937b0 .param/l "dataWidth" 0 8 5, +C4<00000000000000000000000000001000>;
v0x5aff74e938a0_0 .net *"_ivl_1", 0 0, L_0x5aff74e9cfb0;  1 drivers
L_0x7c828f298018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5aff74e939a0_0 .net/2u *"_ivl_2", 7 0, L_0x7c828f298018;  1 drivers
v0x5aff74e93a80_0 .net "data_in", 7 0, L_0x5aff74e9dd80;  alias, 1 drivers
v0x5aff74e93b80_0 .net "data_out", 7 0, L_0x5aff74e9d050;  alias, 1 drivers
L_0x5aff74e9cfb0 .part L_0x5aff74e9dd80, 7, 1;
L_0x5aff74e9d050 .functor MUXZ 8, L_0x5aff74e9dd80, L_0x7c828f298018, L_0x5aff74e9cfb0, C4<>;
S_0x5aff74e93ca0 .scope module, "max_pooling" "pooler" 4 55, 9 3 0, S_0x5aff74e7c3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "master_rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "valid_op";
    .port_info 6 /OUTPUT 1 "end_op";
P_0x5aff74e93eb0 .param/l "M" 0 9 4, C4<000000000000000000000000000011010>;
P_0x5aff74e93ef0 .param/l "P" 0 9 5, C4<000000010>;
P_0x5aff74e93f30 .param/l "dataWidth" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x5aff74e93f70 .param/l "ptype" 0 9 7, C4<1>;
L_0x5aff74e9dfa0 .functor AND 1, v0x5aff74e954b0_0, v0x5aff74e9c670_0, C4<1>, C4<1>;
L_0x5aff74eae900 .functor BUFZ 8, v0x5aff74e96300_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5aff74e9a0b0_0 .net *"_ivl_2", 8 0, L_0x5aff74e9e5e0;  1 drivers
L_0x7c828f2981c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aff74e9a1b0_0 .net *"_ivl_5", 0 0, L_0x7c828f2981c8;  1 drivers
L_0x7c828f298210 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x5aff74e9a290_0 .net/2u *"_ivl_6", 8 0, L_0x7c828f298210;  1 drivers
v0x5aff74e9a350_0 .net *"_ivl_8", 8 0, L_0x5aff74eae720;  1 drivers
v0x5aff74e9a430_0 .net "ce", 0 0, L_0x5aff74e280d0;  alias, 1 drivers
v0x5aff74e9a520_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e9a5c0_0 .net "comp_op", 7 0, L_0x5aff74e9df00;  1 drivers
v0x5aff74e9a680_0 .net "data_in", 7 0, L_0x5aff74e9d050;  alias, 1 drivers
v0x5aff74e9a790_0 .net "data_out", 7 0, L_0x5aff74eae900;  alias, 1 drivers
v0x5aff74e9a900_0 .net "div_op", 7 0, L_0x5aff74eae810;  1 drivers
v0x5aff74e9a9e0_0 .net "end_op", 0 0, v0x5aff74e953a0_0;  alias, 1 drivers
v0x5aff74e9aa80_0 .net "global_rst", 0 0, v0x5aff74e954b0_0;  1 drivers
v0x5aff74e9ab20_0 .net "load_sr", 0 0, v0x5aff74e95570_0;  1 drivers
v0x5aff74e9abc0_0 .net "master_rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e9ac60_0 .net "max_reg_op", 7 0, v0x5aff74e96300_0;  1 drivers
v0x5aff74e9ad50_0 .net "mux_out", 7 0, L_0x5aff74e9e410;  1 drivers
v0x5aff74e9ae40_0 .net "rst_m", 0 0, v0x5aff74e95950_0;  1 drivers
v0x5aff74e9b040_0 .net "sel", 1 0, v0x5aff74e95a10_0;  1 drivers
v0x5aff74e99db0_12 .array/port v0x5aff74e99db0, 12;
v0x5aff74e9b150_0 .net "sr_op", 7 0, v0x5aff74e99db0_12;  1 drivers
v0x5aff74e9b260_0 .net "valid_op", 0 0, v0x5aff74e957b0_0;  alias, 1 drivers
L_0x5aff74e9e5e0 .concat [ 8 1 0 0], v0x5aff74e96300_0, L_0x7c828f2981c8;
L_0x5aff74eae720 .arith/div 9, L_0x5aff74e9e5e0, L_0x7c828f298210;
L_0x5aff74eae810 .part L_0x5aff74eae720, 0, 8;
S_0x5aff74e94270 .scope module, "comparator_inst" "comparator2" 9 47, 10 3 0, S_0x5aff74e93ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 8 "in2";
    .port_info 3 /OUTPUT 8 "comp_op";
P_0x5aff74e86a50 .param/l "dataWidth" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x5aff74e86a90 .param/l "ptype" 0 10 5, C4<1>;
L_0x7c828f2980a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5aff74e945f0_0 .net/2u *"_ivl_0", 7 0, L_0x7c828f2980a8;  1 drivers
v0x5aff74e946f0_0 .net "ce", 0 0, L_0x5aff74e280d0;  alias, 1 drivers
v0x5aff74e947b0_0 .net "comp_op", 7 0, L_0x5aff74e9df00;  alias, 1 drivers
v0x5aff74e948a0_0 .net "in1", 7 0, L_0x5aff74e9d050;  alias, 1 drivers
v0x5aff74e94990_0 .net "in2", 7 0, L_0x5aff74e9e410;  alias, 1 drivers
v0x5aff74e94aa0_0 .var "temp", 7 0;
E_0x5aff74e94590 .event anyedge, v0x5aff74e93b80_0, v0x5aff74e94990_0;
L_0x5aff74e9df00 .functor MUXZ 8, L_0x7c828f2980a8, v0x5aff74e94aa0_0, L_0x5aff74e280d0, C4<>;
S_0x5aff74e94c00 .scope module, "control_logic_inst" "control_logic2" 9 31, 11 3 0, S_0x5aff74e93ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "master_rst";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /OUTPUT 2 "sel";
    .port_info 4 /OUTPUT 1 "rst_m";
    .port_info 5 /OUTPUT 1 "op_en";
    .port_info 6 /OUTPUT 1 "load_sr";
    .port_info 7 /OUTPUT 1 "global_rst";
    .port_info 8 /OUTPUT 1 "end_op";
P_0x5aff74e8df70 .param/l "M" 0 11 4, C4<000000000000000000000000000011010>;
P_0x5aff74e8dfb0 .param/l "P" 0 11 5, C4<000000010>;
v0x5aff74e95090_0 .net "ce", 0 0, L_0x5aff74e280d0;  alias, 1 drivers
v0x5aff74e95150_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e951f0_0 .var/i "col_count", 31 0;
v0x5aff74e952c0_0 .var/i "count", 31 0;
v0x5aff74e953a0_0 .var "end_op", 0 0;
v0x5aff74e954b0_0 .var "global_rst", 0 0;
v0x5aff74e95570_0 .var "load_sr", 0 0;
v0x5aff74e95630_0 .net "master_rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e956d0_0 .var/i "nbgh_row_count", 31 0;
v0x5aff74e957b0_0 .var "op_en", 0 0;
v0x5aff74e95870_0 .var/i "row_count", 31 0;
v0x5aff74e95950_0 .var "rst_m", 0 0;
v0x5aff74e95a10_0 .var "sel", 1 0;
S_0x5aff74e95c10 .scope module, "max_reg_inst" "max_reg" 9 57, 12 2 0, S_0x5aff74e93ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "rst_m";
    .port_info 4 /INPUT 1 "master_rst";
    .port_info 5 /OUTPUT 8 "reg_op";
P_0x5aff74e95da0 .param/l "N" 0 12 2, +C4<00000000000000000000000000001000>;
v0x5aff74e95fe0_0 .net "ce", 0 0, L_0x5aff74e280d0;  alias, 1 drivers
v0x5aff74e960d0_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e96190_0 .net "data_in", 7 0, L_0x5aff74e9df00;  alias, 1 drivers
v0x5aff74e96260_0 .net "master_rst", 0 0, v0x5aff74e9c670_0;  alias, 1 drivers
v0x5aff74e96300_0 .var "reg_op", 7 0;
v0x5aff74e963f0_0 .net "rst_m", 0 0, v0x5aff74e95950_0;  alias, 1 drivers
S_0x5aff74e96570 .scope module, "mux_inst" "input_mux" 9 81, 13 3 0, S_0x5aff74e93ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 8 "op";
P_0x5aff74e96750 .param/l "dataWidth" 0 13 4, +C4<00000000000000000000000000001000>;
L_0x7c828f2980f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5aff74e96850_0 .net/2u *"_ivl_0", 1 0, L_0x7c828f2980f0;  1 drivers
v0x5aff74e96950_0 .net *"_ivl_10", 7 0, L_0x5aff74e9e2d0;  1 drivers
v0x5aff74e96a30_0 .net *"_ivl_2", 0 0, L_0x5aff74e9e060;  1 drivers
L_0x7c828f298138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aff74e96b00_0 .net/2u *"_ivl_4", 1 0, L_0x7c828f298138;  1 drivers
v0x5aff74e96be0_0 .net *"_ivl_6", 0 0, L_0x5aff74e9e1a0;  1 drivers
L_0x7c828f298180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5aff74e96cf0_0 .net/2u *"_ivl_8", 7 0, L_0x7c828f298180;  1 drivers
v0x5aff74e96dd0_0 .net "in1", 7 0, v0x5aff74e99db0_12;  alias, 1 drivers
v0x5aff74e96eb0_0 .net "in2", 7 0, v0x5aff74e96300_0;  alias, 1 drivers
v0x5aff74e96f70_0 .net "op", 7 0, L_0x5aff74e9e410;  alias, 1 drivers
v0x5aff74e97040_0 .net "sel", 1 0, v0x5aff74e95a10_0;  alias, 1 drivers
L_0x5aff74e9e060 .cmp/eq 2, v0x5aff74e95a10_0, L_0x7c828f2980f0;
L_0x5aff74e9e1a0 .cmp/eq 2, v0x5aff74e95a10_0, L_0x7c828f298138;
L_0x5aff74e9e2d0 .functor MUXZ 8, L_0x7c828f298180, v0x5aff74e96300_0, L_0x5aff74e9e1a0, C4<>;
L_0x5aff74e9e410 .functor MUXZ 8, L_0x5aff74e9e2d0, v0x5aff74e99db0_12, L_0x5aff74e9e060, C4<>;
S_0x5aff74e971a0 .scope module, "shift_register_inst" "shift_register" 9 70, 7 4 0, S_0x5aff74e93ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5aff74e97380 .param/l "dataWidth" 0 7 5, +C4<00000000000000000000000000001000>;
P_0x5aff74e973c0 .param/l "size" 0 7 6, C4<000000000000000000000000000001101>;
v0x5aff74e999c0_0 .net "ce", 0 0, v0x5aff74e95570_0;  alias, 1 drivers
v0x5aff74e99a60_0 .net "clk", 0 0, v0x5aff74e9c3f0_0;  alias, 1 drivers
v0x5aff74e99b00_0 .net "data_in", 7 0, L_0x5aff74e9df00;  alias, 1 drivers
v0x5aff74e99c20_0 .net "data_out", 7 0, v0x5aff74e99db0_12;  alias, 1 drivers
v0x5aff74e99cc0_0 .net "rst", 0 0, L_0x5aff74e9dfa0;  1 drivers
v0x5aff74e99db0 .array "tmp", 0 12, 7 0;
S_0x5aff74e97570 .scope generate, "genblk1[0]" "genblk1[0]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e97790 .param/l "l" 1 7 16, +C4<00>;
E_0x5aff74e95f00/0 .event negedge, v0x5aff74e99cc0_0;
E_0x5aff74e95f00/1 .event posedge, v0x5aff74e7db20_0;
E_0x5aff74e95f00 .event/or E_0x5aff74e95f00/0, E_0x5aff74e95f00/1;
S_0x5aff74e97890 .scope generate, "genblk1[1]" "genblk1[1]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e97ab0 .param/l "l" 1 7 16, +C4<01>;
S_0x5aff74e97b70 .scope generate, "genblk1[2]" "genblk1[2]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e97d80 .param/l "l" 1 7 16, +C4<010>;
S_0x5aff74e97e40 .scope generate, "genblk1[3]" "genblk1[3]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e98020 .param/l "l" 1 7 16, +C4<011>;
S_0x5aff74e98100 .scope generate, "genblk1[4]" "genblk1[4]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e98330 .param/l "l" 1 7 16, +C4<0100>;
S_0x5aff74e98410 .scope generate, "genblk1[5]" "genblk1[5]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e985f0 .param/l "l" 1 7 16, +C4<0101>;
S_0x5aff74e986d0 .scope generate, "genblk1[6]" "genblk1[6]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e988b0 .param/l "l" 1 7 16, +C4<0110>;
S_0x5aff74e98990 .scope generate, "genblk1[7]" "genblk1[7]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e98b70 .param/l "l" 1 7 16, +C4<0111>;
S_0x5aff74e98c50 .scope generate, "genblk1[8]" "genblk1[8]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e982e0 .param/l "l" 1 7 16, +C4<01000>;
S_0x5aff74e98ec0 .scope generate, "genblk1[9]" "genblk1[9]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e990a0 .param/l "l" 1 7 16, +C4<01001>;
S_0x5aff74e99180 .scope generate, "genblk1[10]" "genblk1[10]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e99360 .param/l "l" 1 7 16, +C4<01010>;
S_0x5aff74e99440 .scope generate, "genblk1[11]" "genblk1[11]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e99620 .param/l "l" 1 7 16, +C4<01011>;
S_0x5aff74e99700 .scope generate, "genblk1[12]" "genblk1[12]" 7 16, 7 16 0, S_0x5aff74e971a0;
 .timescale -9 -12;
P_0x5aff74e998e0 .param/l "l" 1 7 16, +C4<01100>;
    .scope S_0x5aff74e684b0;
T_0 ;
    %wait E_0x5aff74de5f10;
    %load/vec4 v0x5aff74e22880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5aff74e1fbf0_0;
    %ix/getv 3, v0x5aff74e22650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e28290, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5aff74e684b0;
T_1 ;
    %wait E_0x5aff74de5f10;
    %load/vec4 v0x5aff74e271a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v0x5aff74e22920_0;
    %load/vec4a v0x5aff74e28290, 4;
    %assign/vec4 v0x5aff74e7c1d0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5aff74e7d490;
T_2 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e7dd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e7dbe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5aff74e7d870_0;
    %load/vec4 v0x5aff74e7d970_0;
    %mul;
    %load/vec4 v0x5aff74e7ddd0_0;
    %add;
    %assign/vec4 v0x5aff74e7dbe0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5aff74e7e450;
T_3 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e7ec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e7eb60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5aff74e7e7c0_0;
    %load/vec4 v0x5aff74e7e8d0_0;
    %mul;
    %load/vec4 v0x5aff74e7ecf0_0;
    %add;
    %assign/vec4 v0x5aff74e7eb60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5aff74e7f570;
T_4 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e7fe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e7fd00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5aff74e7f910_0;
    %load/vec4 v0x5aff74e7fa40_0;
    %mul;
    %load/vec4 v0x5aff74e7ff00_0;
    %add;
    %assign/vec4 v0x5aff74e7fd00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5aff74e80360;
T_5 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5aff74e84ab0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5aff74e80660;
T_6 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5aff74e80920;
T_7 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5aff74e80bc0;
T_8 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5aff74e80e80;
T_9 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5aff74e81190;
T_10 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5aff74e81450;
T_11 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5aff74e81710;
T_12 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5aff74e819d0;
T_13 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5aff74e81c40;
T_14 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5aff74e81f00;
T_15 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5aff74e821c0;
T_16 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5aff74e82480;
T_17 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5aff74e82740;
T_18 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5aff74e82a00;
T_19 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5aff74e82cc0;
T_20 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5aff74e82f80;
T_21 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5aff74e83350;
T_22 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5aff74e83610;
T_23 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5aff74e838d0;
T_24 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5aff74e83b90;
T_25 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5aff74e83e50;
T_26 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5aff74e84110;
T_27 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5aff74e843d0;
T_28 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5aff74e84690;
T_29 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e84c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5aff74e84950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e84d10, 4;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e84d10, 0, 4;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5aff74e85850;
T_30 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e86010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e85f50_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5aff74e85bc0_0;
    %load/vec4 v0x5aff74e85ca0_0;
    %mul;
    %load/vec4 v0x5aff74e86140_0;
    %add;
    %assign/vec4 v0x5aff74e85f50_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5aff74e86770;
T_31 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e86ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e86f30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5aff74e86c00_0;
    %load/vec4 v0x5aff74e86ce0_0;
    %mul;
    %load/vec4 v0x5aff74e87090_0;
    %add;
    %assign/vec4 v0x5aff74e86f30_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5aff74e87910;
T_32 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e88210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e88100_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5aff74e87dd0_0;
    %load/vec4 v0x5aff74e87eb0_0;
    %mul;
    %load/vec4 v0x5aff74e882b0_0;
    %add;
    %assign/vec4 v0x5aff74e88100_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5aff74e88800;
T_33 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5aff74e8cf80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5aff74e88b00;
T_34 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5aff74e88dc0;
T_35 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5aff74e89090;
T_36 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5aff74e89350;
T_37 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5aff74e89660;
T_38 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5aff74e89920;
T_39 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5aff74e89be0;
T_40 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5aff74e89ea0;
T_41 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5aff74e8a110;
T_42 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5aff74e8a3d0;
T_43 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5aff74e8a690;
T_44 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5aff74e8a950;
T_45 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5aff74e8ac10;
T_46 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5aff74e8aed0;
T_47 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5aff74e8b190;
T_48 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5aff74e8b450;
T_49 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5aff74e8b820;
T_50 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5aff74e8bae0;
T_51 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5aff74e8bda0;
T_52 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5aff74e8c060;
T_53 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5aff74e8c320;
T_54 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5aff74e8c5e0;
T_55 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5aff74e8c8a0;
T_56 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5aff74e8cb60;
T_57 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8d0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5aff74e8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e8d1e0, 4;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e8d1e0, 0, 4;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5aff74e8dd20;
T_58 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8e750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e8e640_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5aff74e8e120_0;
    %load/vec4 v0x5aff74e8e200_0;
    %mul;
    %load/vec4 v0x5aff74e8e900_0;
    %add;
    %assign/vec4 v0x5aff74e8e640_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5aff74e8ef80;
T_59 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e8f760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e8f650_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5aff74e8f320_0;
    %load/vec4 v0x5aff74e8f400_0;
    %mul;
    %load/vec4 v0x5aff74e8f800_0;
    %add;
    %assign/vec4 v0x5aff74e8f650_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5aff74e90030;
T_60 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e90920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e90810_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5aff74e903d0_0;
    %load/vec4 v0x5aff74e905c0_0;
    %mul;
    %load/vec4 v0x5aff74e909c0_0;
    %add;
    %assign/vec4 v0x5aff74e90810_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5aff74e7cb20;
T_61 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5aff74e92cb0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5aff74e927e0_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5aff74e929b0_0, 0, 10;
    %end;
    .thread T_61;
    .scope S_0x5aff74e7cb20;
T_62 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e92b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5aff74e92cb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5aff74e927e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5aff74e929b0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5aff74e92650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x5aff74e927e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 28, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_62.4, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5aff74e927e0_0, 0;
    %load/vec4 v0x5aff74e92cb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 28, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_62.6, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5aff74e92cb0_0, 0;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v0x5aff74e92cb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x5aff74e92cb0_0, 0;
T_62.7 ;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0x5aff74e927e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x5aff74e927e0_0, 0;
T_62.5 ;
    %load/vec4 v0x5aff74e929b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5aff74e929b0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5aff74e7cb20;
T_63 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e92b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e930e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5aff74e92650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5aff74e92cb0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_63.8, 5;
    %load/vec4 v0x5aff74e92cb0_0;
    %pad/u 9;
    %cmpi/u 28, 0, 9;
    %flag_get/vec4 5;
    %and;
T_63.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_63.7, 10;
    %load/vec4 v0x5aff74e92cb0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.6, 9;
    %load/vec4 v0x5aff74e927e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_63.10, 5;
    %load/vec4 v0x5aff74e927e0_0;
    %pad/u 9;
    %cmpi/u 28, 0, 9;
    %flag_get/vec4 5;
    %and;
T_63.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.9, 9;
    %load/vec4 v0x5aff74e927e0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.9;
    %and;
T_63.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e930e0_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e930e0_0, 0;
T_63.5 ;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5aff74e7cb20;
T_64 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e92b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e92a90_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5aff74e92650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.4, 9;
    %pushi/vec4 784, 0, 10;
    %load/vec4 v0x5aff74e929b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e92a90_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e92a90_0, 0;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5aff74e94c00;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e95870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e951f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e952c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e956d0_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x5aff74e94c00;
T_66 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e95630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aff74e95a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e95570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e95950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e957b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e954b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e953a0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.6, 4;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.5, 10;
    %load/vec4 v0x5aff74e951f0_0;
    %load/vec4 v0x5aff74e952c0_0;
    %muli 2, 0, 32;
    %addi 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.4, 9;
    %load/vec4 v0x5aff74e95090_0;
    %and;
T_66.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e957b0_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e957b0_0, 0;
T_66.3 ;
    %load/vec4 v0x5aff74e95090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.7, 8;
    %load/vec4 v0x5aff74e956d0_0;
    %pad/u 33;
    %cmpi/e 13, 0, 33;
    %jmp/0xz  T_66.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e953a0_0, 0;
    %jmp T_66.10;
T_66.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e953a0_0, 0;
T_66.10 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.14, 4;
    %load/vec4 v0x5aff74e951f0_0;
    %pad/u 33;
    %pushi/vec4 24, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.13, 9;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e954b0_0, 0;
    %jmp T_66.12;
T_66.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e954b0_0, 0;
T_66.12 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.19, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.18, 9;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.18;
    %flag_set/vec4 8;
    %jmp/1 T_66.17, 8;
    %load/vec4 v0x5aff74e951f0_0;
    %pad/u 33;
    %cmpi/e 25, 0, 33;
    %flag_get/vec4 4;
    %jmp/0 T_66.20, 4;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_66.17;
    %jmp/0xz  T_66.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e95950_0, 0;
    %jmp T_66.16;
T_66.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e95950_0, 0;
T_66.16 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.24, 4;
    %load/vec4 v0x5aff74e951f0_0;
    %pad/u 33;
    %pushi/vec4 24, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.23, 9;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.21, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5aff74e95a10_0, 0;
    %jmp T_66.22;
T_66.21 ;
    %load/vec4 v0x5aff74e951f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.29, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.28, 9;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.28;
    %flag_set/vec4 8;
    %jmp/1 T_66.27, 8;
    %load/vec4 v0x5aff74e951f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.31, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.31;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.30, 10;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.30;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_66.27;
    %jmp/0xz  T_66.25, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5aff74e95a10_0, 0;
    %jmp T_66.26;
T_66.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aff74e95a10_0, 0;
T_66.26 ;
T_66.22 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.35, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.35;
    %flag_set/vec4 8;
    %jmp/1 T_66.34, 8;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_66.36, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.36;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_66.34;
    %jmp/0xz  T_66.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aff74e95570_0, 0;
    %jmp T_66.33;
T_66.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aff74e95570_0, 0;
T_66.33 ;
T_66.7 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5aff74e94c00;
T_67 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e95630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e95870_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5aff74e951f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5aff74e952c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e956d0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5aff74e95090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x5aff74e954b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e95870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e951f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e952c0_0, 0;
    %load/vec4 v0x5aff74e956d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aff74e956d0_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_67.9, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_67.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.8, 9;
    %load/vec4 v0x5aff74e95870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_67.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e951f0_0, 0;
    %load/vec4 v0x5aff74e95870_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aff74e95870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aff74e952c0_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aff74e951f0_0, 0;
    %load/vec4 v0x5aff74e951f0_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_67.12, 4;
    %load/vec4 v0x5aff74e952c0_0;
    %pad/u 33;
    %pushi/vec4 12, 0, 33;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_67.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.10, 8;
    %load/vec4 v0x5aff74e952c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aff74e952c0_0, 0;
T_67.10 ;
T_67.7 ;
T_67.5 ;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5aff74e94270;
T_68 ;
    %wait E_0x5aff74e94590;
    %load/vec4 v0x5aff74e94990_0;
    %load/vec4 v0x5aff74e948a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_68.0, 8;
    %load/vec4 v0x5aff74e948a0_0;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x5aff74e94990_0;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0x5aff74e94aa0_0, 0, 8;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x5aff74e95c10;
T_69 ;
    %wait E_0x5aff74e70b10;
    %load/vec4 v0x5aff74e96260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e96300_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x5aff74e95fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x5aff74e963f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5aff74e96300_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v0x5aff74e96190_0;
    %assign/vec4 v0x5aff74e96300_0, 0;
T_69.5 ;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5aff74e97570;
T_70 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x5aff74e99b00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5aff74e97890;
T_71 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5aff74e97b70;
T_72 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5aff74e97e40;
T_73 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5aff74e98100;
T_74 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5aff74e98410;
T_75 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5aff74e986d0;
T_76 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5aff74e98990;
T_77 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5aff74e98c50;
T_78 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5aff74e98ec0;
T_79 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5aff74e99180;
T_80 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5aff74e99440;
T_81 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x5aff74e99700;
T_82 ;
    %wait E_0x5aff74e95f00;
    %load/vec4 v0x5aff74e99cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5aff74e999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aff74e99db0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aff74e99db0, 0, 4;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5aff74e38dc0;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e9ccb0_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0x5aff74e38dc0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aff74e9c3f0_0, 0, 1;
T_84.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5aff74e9c3f0_0;
    %inv;
    %store/vec4 v0x5aff74e9c3f0_0, 0, 1;
    %jmp T_84.0;
    %end;
    .thread T_84;
    .scope S_0x5aff74e38dc0;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aff74e9c330_0, 0, 1;
    %pushi/vec4 0, 0, 72;
    %store/vec4 v0x5aff74e9cef0_0, 0, 72;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aff74e9c670_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5aff74e9cbf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5aff74e9c250_0, 0, 8;
    %vpi_call 3 70 "$readmemb", "../../python/input.txt", v0x5aff74e9c9e0 {0 0 0};
    %vpi_call 3 71 "$readmemb", "../../python/kernel.txt", v0x5aff74e9caa0 {0 0 0};
    %vpi_call 3 72 "$readmemb", "../../python/pooling_output.txt", v0x5aff74e9cd90 {0 0 0};
    %pushi/vec4 0, 0, 72;
    %store/vec4 v0x5aff74e9cef0_0, 0, 72;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e9c920_0, 0, 32;
T_85.0 ;
    %load/vec4 v0x5aff74e9c920_0;
    %cmpi/u 9, 0, 32;
    %jmp/0xz T_85.1, 5;
    %load/vec4 v0x5aff74e9cef0_0;
    %ix/getv/s 4, v0x5aff74e9c920_0;
    %load/vec4a v0x5aff74e9caa0, 4;
    %pad/u 72;
    %load/vec4 v0x5aff74e9c920_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5aff74e9cef0_0, 0, 72;
    %load/vec4 v0x5aff74e9c920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aff74e9c920_0, 0, 32;
    %jmp T_85.0;
T_85.1 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aff74e9c670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aff74e9c330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aff74e9c920_0, 0, 32;
T_85.2 ;
    %load/vec4 v0x5aff74e9c920_0;
    %cmpi/u 784, 0, 32;
    %jmp/0xz T_85.3, 5;
    %ix/getv/s 4, v0x5aff74e9c920_0;
    %load/vec4a v0x5aff74e9c9e0, 4;
    %store/vec4 v0x5aff74e9cbf0_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0x5aff74e9c920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aff74e9c920_0, 0, 32;
    %jmp T_85.2;
T_85.3 ;
    %delay 100000, 0;
    %vpi_call 3 91 "$finish" {0 0 0};
    %end;
    .thread T_85;
    .scope S_0x5aff74e38dc0;
T_86 ;
    %vpi_call 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5aff74e38dc0 {0 0 0};
    %end;
    .thread T_86;
    .scope S_0x5aff74e38dc0;
T_87 ;
    %wait E_0x5aff74de5e70;
    %load/vec4 v0x5aff74e9ce50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.2, 4;
    %load/vec4 v0x5aff74e9c580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x5aff74e9ccb0_0;
    %cmpi/u 169, 0, 32;
    %jmp/0xz  T_87.3, 5;
    %load/vec4 v0x5aff74e9c490_0;
    %ix/getv/s 4, v0x5aff74e9ccb0_0;
    %load/vec4a v0x5aff74e9cd90, 4;
    %cmp/e;
    %jmp/0xz  T_87.5, 4;
    %vpi_call 3 107 "$display", "Test Passed for output %d: %b", v0x5aff74e9ccb0_0, v0x5aff74e9c490_0 {0 0 0};
    %jmp T_87.6;
T_87.5 ;
    %vpi_call 3 109 "$display", "Test Failed for output %d: expected %b, got %b", v0x5aff74e9ccb0_0, &A<v0x5aff74e9cd90, v0x5aff74e9ccb0_0 >, v0x5aff74e9c490_0 {0 0 0};
T_87.6 ;
    %load/vec4 v0x5aff74e9ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aff74e9ccb0_0, 0, 32;
T_87.3 ;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../../source/weight_Memory.v";
    "layer_tb.v";
    "../../source/layer.v";
    "../../source/convolver.v";
    "../../source/mac_manual.v";
    "../../source/shift_register.v";
    "../../source/relu_activation.v";
    "../../source/pooler.v";
    "../../source/comparator2.v";
    "../../source/control_logic2.v";
    "../../source/max_reg.v";
    "../../source/input_mux.v";
