[
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DCombinMemPort.io_bus_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ICombinMemPort._T_1_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ICombinMemPort.io_bus_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedCombinMemory.io_imem_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedCombinMemory.io_dmem_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readreg1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readreg2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_writereg"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_writedata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_wen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readdata1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readdata2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_imem_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_imem_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_imem_good"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_imem_instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_imem_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_good"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_writedata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_memread"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_memwrite"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_maskmode"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_sext"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>io_dmem_readdata"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/single-cycle/subw3"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.DualPortedCombinMemory.memory",
    "fileName":"test_run_dir/single-cycle/subw3/subw3.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"dinocpu.memory.MemoryOperation",
    "definition":{
      "Read":0,
      "Write":1,
      "ReadWrite":2
    }
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|SingleCycleCPU>pc"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Top"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/single-cycle/subw3"
  }
]