+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      128x128x128
MPI ranks:  512
Grids: (8, 8, 8)  (1, 16, 32)  (16, 1, 32)  (16, 32, 1)  (8, 8, 8)  
Time per run: 0.0040828 (s)
Performance:  53.9338 GFlops/s
Memory usage: 0MB/rank
Tolerance:    0.0005
Max error:    7.89762e-07

Application 28483617 resources: utime ~551s, stime ~161s, Rss ~53528, inblocks ~842288, outblocks ~152
