Fitter report for PBL3
Wed Aug 08 15:20:31 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |PBL3V2|memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ALTSYNCRAM
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Aug 08 15:20:31 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; PBL3                                            ;
; Top-level Entity Name              ; PBL3V2                                          ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE30F23C7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 384 / 28,848 ( 1 % )                            ;
;     Total combinational functions  ; 379 / 28,848 ( 1 % )                            ;
;     Dedicated logic registers      ; 155 / 28,848 ( < 1 % )                          ;
; Total registers                    ; 155                                             ;
; Total pins                         ; 38 / 329 ( 12 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 36,864 / 608,256 ( 6 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE30F23C7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; VGA_HS   ; Missing drive strength and slew rate ;
; VGA_VS   ; Missing drive strength and slew rate ;
; pixel[2] ; Missing drive strength and slew rate ;
; pixel[1] ; Missing drive strength and slew rate ;
; pixel[0] ; Missing drive strength and slew rate ;
; VGA_B[3] ; Missing drive strength and slew rate ;
; VGA_B[2] ; Missing drive strength and slew rate ;
; VGA_B[1] ; Missing drive strength and slew rate ;
; VGA_B[0] ; Missing drive strength and slew rate ;
; VGA_G[3] ; Missing drive strength and slew rate ;
; VGA_G[2] ; Missing drive strength and slew rate ;
; VGA_G[1] ; Missing drive strength and slew rate ;
; VGA_G[0] ; Missing drive strength and slew rate ;
; VGA_R[3] ; Missing drive strength and slew rate ;
; VGA_R[2] ; Missing drive strength and slew rate ;
; VGA_R[1] ; Missing drive strength and slew rate ;
; VGA_R[0] ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; led           ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; led_c[0]      ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; led_c[1]      ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; led_c[2]      ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; led_c[3]      ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; led_c[4]      ; PIN_L8        ; QSF Assignment ;
; Location ;                ;              ; reset_reset_n ; PIN_V22       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 634 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 634 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 624     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.0sp1/PBLV1000/output_files/PBL3.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 384 / 28,848 ( 1 % )     ;
;     -- Combinational with no register       ; 229                      ;
;     -- Register only                        ; 5                        ;
;     -- Combinational with a register        ; 150                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 73                       ;
;     -- 3 input functions                    ; 172                      ;
;     -- <=2 input functions                  ; 134                      ;
;     -- Register only                        ; 5                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 220                      ;
;     -- arithmetic mode                      ; 159                      ;
;                                             ;                          ;
; Total registers*                            ; 155 / 30,421 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 155 / 28,848 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 1,573 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 32 / 1,803 ( 2 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 38 / 329 ( 12 % )        ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 4                        ;
; M9Ks                                        ; 5 / 66 ( 8 % )           ;
; Total block memory bits                     ; 36,864 / 608,256 ( 6 % ) ;
; Total block memory implementation bits      ; 46,080 / 608,256 ( 8 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 4 / 20 ( 20 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 7% / 6% / 9%             ;
; Maximum fan-out                             ; 127                      ;
; Highest non-global fan-out                  ; 57                       ;
; Total fan-out                               ; 1730                     ;
; Average fan-out                             ; 2.73                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 384 / 28848 ( 1 % )   ; 0 / 28848 ( 0 % )              ;
;     -- Combinational with no register       ; 229                   ; 0                              ;
;     -- Register only                        ; 5                     ; 0                              ;
;     -- Combinational with a register        ; 150                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 73                    ; 0                              ;
;     -- 3 input functions                    ; 172                   ; 0                              ;
;     -- <=2 input functions                  ; 134                   ; 0                              ;
;     -- Register only                        ; 5                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 220                   ; 0                              ;
;     -- arithmetic mode                      ; 159                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 155                   ; 0                              ;
;     -- Dedicated logic registers            ; 155 / 28848 ( < 1 % ) ; 0 / 28848 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 32 / 1803 ( 2 % )     ; 0 / 1803 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 38                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 36864                 ; 0                              ;
; Total RAM block bits                        ; 46080                 ; 0                              ;
; M9K                                         ; 5 / 66 ( 7 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 1730                  ; 5                              ;
;     -- Registered Connections               ; 661                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 21                    ; 0                              ;
;     -- Output Ports                         ; 17                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clock         ; T1    ; 2        ; 0            ; 21           ; 21           ; 129                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data[0]       ; K21   ; 6        ; 67           ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[1]       ; M16   ; 5        ; 67           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[2]       ; V12   ; 4        ; 41           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[3]       ; F11   ; 7        ; 36           ; 43           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[4]       ; M22   ; 5        ; 67           ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[5]       ; E10   ; 8        ; 32           ; 43           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[6]       ; N21   ; 5        ; 67           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; data[7]       ; N22   ; 5        ; 67           ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[0]  ; E11   ; 7        ; 36           ; 43           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[10] ; E13   ; 7        ; 41           ; 43           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[11] ; F13   ; 7        ; 45           ; 43           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[1]  ; M21   ; 5        ; 67           ; 18           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[2]  ; E14   ; 7        ; 48           ; 43           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[3]  ; J21   ; 6        ; 67           ; 28           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[4]  ; M20   ; 5        ; 67           ; 19           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[5]  ; K19   ; 6        ; 67           ; 26           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[6]  ; L21   ; 6        ; 67           ; 25           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[7]  ; E12   ; 7        ; 36           ; 43           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[8]  ; L22   ; 6        ; 67           ; 25           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wraddress[9]  ; M19   ; 5        ; 67           ; 19           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; VGA_B[0] ; B14   ; 7        ; 38           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1] ; A15   ; 7        ; 45           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2] ; B15   ; 7        ; 45           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3] ; A16   ; 7        ; 50           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0] ; C13   ; 7        ; 45           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1] ; A13   ; 7        ; 38           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2] ; B13   ; 7        ; 38           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3] ; A14   ; 7        ; 41           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS   ; B16   ; 7        ; 50           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0] ; A9    ; 8        ; 32           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1] ; C10   ; 8        ; 29           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2] ; A10   ; 8        ; 32           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3] ; B10   ; 8        ; 32           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS   ; A17   ; 7        ; 52           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pixel[0] ; D10   ; 8        ; 32           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pixel[1] ; D13   ; 7        ; 45           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pixel[2] ; B9    ; 8        ; 29           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L8n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L10p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R32n, DEV_OE                      ; Use as regular IO        ; data[7]                 ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R32p, DEV_CLRn                    ; Use as regular IO        ; data[6]                 ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R27n, INIT_DONE                   ; Use as regular IO        ; wraddress[8]            ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R27p, CRC_ERROR                   ; Use as regular IO        ; wraddress[6]            ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R24n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R24p, CLKUSR                      ; Use as regular IO        ; data[0]                 ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T41n, PADD1                       ; Use as regular IO        ; VGA_VS                  ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T38n, PADD3                       ; Use as regular IO        ; wraddress[2]            ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; wraddress[11]           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T36n, PADD5                       ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T36p, PADD6                       ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T35n, PADD7                       ; Use as regular IO        ; VGA_G[0]                ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T35p, PADD8                       ; Use as regular IO        ; pixel[1]                ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T31n, PADD9                       ; Use as regular IO        ; VGA_G[3]                ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T31p, PADD10                      ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T29n, PADD11                      ; Use as regular IO        ; VGA_G[1]                ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; VGA_G[2]                ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T27n, PADD13                      ; Use as regular IO        ; wraddress[0]            ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T27p, PADD14                      ; Use as regular IO        ; data[3]                 ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T25p, PADD15                      ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T24n, PADD16                      ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; pixel[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 35 ( 11 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 45 ( 2 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 42 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 1 / 43 ( 2 % )   ; 2.5V          ; --           ;
; 5        ; 7 / 41 ( 17 % )  ; 2.5V          ; --           ;
; 6        ; 6 / 37 ( 16 % )  ; 2.5V          ; --           ;
; 7        ; 17 / 43 ( 40 % ) ; 2.5V          ; --           ;
; 8        ; 7 / 43 ( 16 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 487        ; 8        ; VGA_R[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 485        ; 8        ; VGA_R[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 481        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 479        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 473        ; 7        ; VGA_G[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 469        ; 7        ; VGA_G[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 458        ; 7        ; VGA_B[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 448        ; 7        ; VGA_B[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 446        ; 7        ; VGA_VS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 202        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 204        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 206        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA19     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB5      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 203        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 205        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 207        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B6       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 488        ; 8        ; pixel[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 486        ; 8        ; VGA_R[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 482        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 480        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 474        ; 7        ; VGA_G[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 470        ; 7        ; VGA_B[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 459        ; 7        ; VGA_B[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 449        ; 7        ; VGA_HS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 404        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 403        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 491        ; 8        ; VGA_R[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 460        ; 7        ; VGA_G[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 405        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 401        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 400        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 17         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 483        ; 8        ; pixel[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 461        ; 7        ; pixel[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 407        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D21      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 21         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 546        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 545        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 484        ; 8        ; data[5]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 477        ; 7        ; wraddress[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 476        ; 7        ; wraddress[7]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 468        ; 7        ; wraddress[10]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 453        ; 7        ; wraddress[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 544        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 478        ; 7        ; data[3]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 457        ; 7        ; wraddress[11]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 410        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 67         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 547        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 411        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 345        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 344        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 55         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 363        ; 6        ; wraddress[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 58         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 60         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 41         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 357        ; 6        ; wraddress[5]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 350        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 361        ; 6        ; data[0]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 360        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 63         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 62         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 65         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 64         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 61         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 349        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 348        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 354        ; 6        ; wraddress[6]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 353        ; 6        ; wraddress[8]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 337        ; 5        ; data[1]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 347        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 346        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 336        ; 5        ; wraddress[9]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 335        ; 5        ; wraddress[4]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 334        ; 5        ; wraddress[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 333        ; 5        ; data[4]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 332        ; 5        ; data[6]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 331        ; 5        ; data[7]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P6       ; 131        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R6       ; 136        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 69         ; 2        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 68         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 133        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 343        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 342        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 130        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 129        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 199        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 213        ; 4        ; data[2]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 200        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 201        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                            ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------+--------------+
; |PBL3V2                                   ; 384 (0)     ; 155 (0)                   ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 38   ; 0            ; 229 (0)      ; 5 (0)             ; 150 (0)          ; |PBL3V2                                                                                        ; work         ;
;    |Coprocessador:inst9|                  ; 326 (326)   ; 119 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 207 (207)    ; 4 (4)             ; 115 (115)        ; |PBL3V2|Coprocessador:inst9                                                                    ; work         ;
;    |VGAController:inst|                   ; 58 (20)     ; 36 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (7)       ; 1 (1)             ; 35 (12)          ; |PBL3V2|VGAController:inst                                                                     ; work         ;
;       |hvsync_generator:hvsync|           ; 38 (38)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 23 (23)          ; |PBL3V2|VGAController:inst|hvsync_generator:hvsync                                             ; work         ;
;    |memoria_coprocess:inst1|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PBL3V2|memoria_coprocess:inst1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PBL3V2|memoria_coprocess:inst1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_f2q1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PBL3V2|memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated ; work         ;
;    |ram2port:inst11|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PBL3V2|ram2port:inst11                                                                        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PBL3V2|ram2port:inst11|altsyncram:altsyncram_component                                        ; work         ;
;          |altsyncram_67l1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |PBL3V2|ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated         ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pixel[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pixel[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pixel[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[7]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wraddress[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wraddress[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[7]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wraddress[8]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wraddress[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wraddress[10] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wraddress[11] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clock                                                                                                      ;                   ;         ;
; data[7]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[0]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 1                 ; 6       ;
; wraddress[1]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[2]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[3]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[4]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[5]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 1                 ; 6       ;
; wraddress[6]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[7]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 1                 ; 6       ;
; wraddress[8]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 1                 ; 6       ;
; wraddress[9]                                                                                               ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 0                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; wraddress[10]                                                                                              ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 1                 ; 6       ;
; wraddress[11]                                                                                              ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 1                 ; 6       ;
; data[6]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6 ; 0                 ; 6       ;
; data[5]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
; data[4]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4 ; 1                 ; 6       ;
; data[3]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
; data[2]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2 ; 0                 ; 6       ;
; data[1]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; data[0]                                                                                                    ;                   ;         ;
;      - memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                ;
+-----------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Coprocessador:inst9|LessThan1~20                    ; LCCOMB_X45_Y23_N26 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|WideOr6~0                       ; LCCOMB_X43_Y23_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|enable                          ; LCCOMB_X43_Y23_N22 ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|index_vizinho[1]                ; FF_X41_Y25_N25     ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|index_vizinho[2]                ; FF_X41_Y25_N1      ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|linhaatual[11]~8                ; LCCOMB_X38_Y26_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|posvizinho[1]~21                ; LCCOMB_X43_Y23_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|state.CALCULAR_2                ; FF_X44_Y23_N29     ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|state.CALCULAR_3                ; FF_X44_Y23_N31     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|state.MANDAR_PIXEL              ; FF_X38_Y25_N29     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|state.MANDAR_PIXEL              ; FF_X38_Y25_N29     ; 13      ; Latch enable               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; Coprocessador:inst9|state.VIZINHO                   ; FF_X43_Y23_N25     ; 21      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|state.VIZINHO                   ; FF_X43_Y23_N25     ; 12      ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Coprocessador:inst9|vizinho[0][6]~6                 ; LCCOMB_X42_Y23_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|vizinho[1][6]~7                 ; LCCOMB_X43_Y23_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|vizinho[2][5]~9                 ; LCCOMB_X43_Y24_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|vizinho[3][6]~8                 ; LCCOMB_X43_Y23_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|vizinho[4][6]~10                ; LCCOMB_X43_Y23_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Coprocessador:inst9|vizinho[5][5]~11                ; LCCOMB_X42_Y25_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VGAController:inst|LessThan0~3                      ; LCCOMB_X43_Y26_N2  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VGAController:inst|clock                            ; FF_X66_Y22_N1      ; 36      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; VGAController:inst|hvsync_generator:hvsync|Equal0~2 ; LCCOMB_X44_Y28_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clock                                               ; PIN_T1             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clock                                               ; PIN_T1             ; 123     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                    ;
+----------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                   ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Coprocessador:inst9|state.MANDAR_PIXEL ; FF_X38_Y25_N29 ; 13      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; Coprocessador:inst9|state.VIZINHO      ; FF_X43_Y23_N25 ; 12      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; VGAController:inst|clock               ; FF_X66_Y22_N1  ; 36      ; 1                                    ; Global Clock         ; GCLK6            ; --                        ;
; clock                                  ; PIN_T1         ; 123     ; 15                                   ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                         ;
+-----------------------------------------------------------------------------------------------+---------+
; Name                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------+---------+
; Coprocessador:inst9|state.CALCULAR_1                                                          ; 57      ;
; Coprocessador:inst9|index_vizinho[0]                                                          ; 26      ;
; Coprocessador:inst9|state.CALCULAR_2                                                          ; 24      ;
; Coprocessador:inst9|index_vizinho[1]                                                          ; 24      ;
; Coprocessador:inst9|state.VIZINHO                                                             ; 20      ;
; Coprocessador:inst9|index_vizinho[2]                                                          ; 18      ;
; Coprocessador:inst9|posvizinho[1]~17                                                          ; 17      ;
; Coprocessador:inst9|posvizinho[1]~18                                                          ; 16      ;
; Coprocessador:inst9|state.MANDAR_PIXEL                                                        ; 16      ;
; Coprocessador:inst9|linhaatual[11]~5                                                          ; 13      ;
; VGAController:inst|hvsync_generator:hvsync|Equal0~2                                           ; 13      ;
; Coprocessador:inst9|Add12~2                                                                   ; 12      ;
; VGAController:inst|LessThan0~3                                                                ; 12      ;
; Coprocessador:inst9|contador[1]                                                               ; 12      ;
; Coprocessador:inst9|posvizinho[1]~21                                                          ; 11      ;
; Coprocessador:inst9|contador[0]                                                               ; 11      ;
; Coprocessador:inst9|contador[6]                                                               ; 10      ;
; Coprocessador:inst9|contador[11]                                                              ; 9       ;
; Coprocessador:inst9|contador[10]                                                              ; 9       ;
; Coprocessador:inst9|contador[9]                                                               ; 9       ;
; Coprocessador:inst9|contador[8]                                                               ; 9       ;
; Coprocessador:inst9|contador[7]                                                               ; 9       ;
; Coprocessador:inst9|contador[5]                                                               ; 9       ;
; Coprocessador:inst9|contador[4]                                                               ; 9       ;
; Coprocessador:inst9|contador[3]                                                               ; 9       ;
; Coprocessador:inst9|contador[2]                                                               ; 9       ;
; Coprocessador:inst9|vizinho[5][5]~11                                                          ; 8       ;
; Coprocessador:inst9|vizinho[4][6]~10                                                          ; 8       ;
; Coprocessador:inst9|vizinho[2][5]~9                                                           ; 8       ;
; Coprocessador:inst9|vizinho[3][6]~8                                                           ; 8       ;
; Coprocessador:inst9|vizinho[1][6]~7                                                           ; 8       ;
; Coprocessador:inst9|vizinho[0][6]~6                                                           ; 8       ;
; VGAController:inst|pixel[2]~0                                                                 ; 8       ;
; VGAController:inst|pixel[1]~1                                                                 ; 7       ;
; Coprocessador:inst9|vizinho[0][6]~12                                                          ; 6       ;
; Coprocessador:inst9|state.CALCULAR_3                                                          ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[1] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[0] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[3] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[2] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[5] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[4] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[7] ; 6       ;
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|q_b[6] ; 6       ;
; Coprocessador:inst9|rdaddress[11]                                                             ; 5       ;
; Coprocessador:inst9|rdaddress[10]                                                             ; 5       ;
; Coprocessador:inst9|rdaddress[9]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[8]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[7]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[6]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[5]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[4]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[3]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[2]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[1]                                                              ; 5       ;
; Coprocessador:inst9|rdaddress[0]                                                              ; 5       ;
; Coprocessador:inst9|linhaatual[11]~8                                                          ; 5       ;
; Coprocessador:inst9|Equal6~4                                                                  ; 5       ;
; Coprocessador:inst9|LessThan2~3                                                               ; 5       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[9]                                       ; 5       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[8]                                       ; 5       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[7]                                       ; 5       ;
; wraddress[11]~input                                                                           ; 4       ;
; wraddress[10]~input                                                                           ; 4       ;
; wraddress[9]~input                                                                            ; 4       ;
; wraddress[8]~input                                                                            ; 4       ;
; wraddress[7]~input                                                                            ; 4       ;
; wraddress[6]~input                                                                            ; 4       ;
; wraddress[5]~input                                                                            ; 4       ;
; wraddress[4]~input                                                                            ; 4       ;
; wraddress[3]~input                                                                            ; 4       ;
; wraddress[2]~input                                                                            ; 4       ;
; wraddress[1]~input                                                                            ; 4       ;
; wraddress[0]~input                                                                            ; 4       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[6]                                       ; 4       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[5]                                       ; 4       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[4]                                       ; 4       ;
; Coprocessador:inst9|vizinho[5][0]                                                             ; 4       ;
; Coprocessador:inst9|vizinho[4][0]                                                             ; 4       ;
; Coprocessador:inst9|vizinho[2][0]                                                             ; 4       ;
; Coprocessador:inst9|vizinho[3][0]                                                             ; 4       ;
; Coprocessador:inst9|vizinho[1][0]                                                             ; 4       ;
; Coprocessador:inst9|vizinho[0][0]                                                             ; 4       ;
; Coprocessador:inst9|LessThan1~20                                                              ; 4       ;
; Coprocessador:inst9|enable                                                                    ; 3       ;
; Coprocessador:inst9|linhaatual[6]                                                             ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[0]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[3]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[2]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem                                       ; 3       ;
; VGAController:inst|contadorX[11]                                                              ; 3       ;
; VGAController:inst|contadorX[10]                                                              ; 3       ;
; VGAController:inst|contadorX[9]                                                               ; 3       ;
; VGAController:inst|contadorX[8]                                                               ; 3       ;
; VGAController:inst|contadorX[7]                                                               ; 3       ;
; VGAController:inst|contadorX[6]                                                               ; 3       ;
; VGAController:inst|contadorX[5]                                                               ; 3       ;
; VGAController:inst|contadorX[4]                                                               ; 3       ;
; VGAController:inst|contadorX[3]                                                               ; 3       ;
; VGAController:inst|contadorX[2]                                                               ; 3       ;
; VGAController:inst|contadorX[1]                                                               ; 3       ;
; VGAController:inst|contadorX[0]                                                               ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[3]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[8]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[7]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[6]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[5]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[4]                                       ; 3       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[2]                                       ; 3       ;
; clock~input                                                                                   ; 2       ;
; Coprocessador:inst9|wraddress[11]                                                             ; 2       ;
; Coprocessador:inst9|wraddress[10]                                                             ; 2       ;
; Coprocessador:inst9|wraddress[9]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[8]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[7]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[6]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[5]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[4]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[3]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[2]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[1]                                                              ; 2       ;
; Coprocessador:inst9|wraddress[0]                                                              ; 2       ;
; Coprocessador:inst9|pixel                                                                     ; 2       ;
; Coprocessador:inst9|posvizinho[0]                                                             ; 2       ;
; Coprocessador:inst9|Decoder0~5                                                                ; 2       ;
; Coprocessador:inst9|Decoder0~4                                                                ; 2       ;
; Coprocessador:inst9|Decoder0~3                                                                ; 2       ;
; Coprocessador:inst9|Decoder0~2                                                                ; 2       ;
; Coprocessador:inst9|Decoder0~1                                                                ; 2       ;
; Coprocessador:inst9|Decoder0~0                                                                ; 2       ;
; Coprocessador:inst9|Equal6~5                                                                  ; 2       ;
; Coprocessador:inst9|vizinho[5][8]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][8]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][8]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][8]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][8]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][8]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][1]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][2]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][3]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][4]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][5]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][6]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[5][7]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][1]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][1]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][2]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][2]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][3]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][3]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][4]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][4]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][5]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][5]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][6]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][6]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[4][7]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[2][7]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][1]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][2]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][3]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][4]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][5]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][6]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[3][7]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][1]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][1]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][2]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][2]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][3]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][3]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][4]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][4]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][5]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][5]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][6]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][6]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[1][7]                                                             ; 2       ;
; Coprocessador:inst9|vizinho[0][7]                                                             ; 2       ;
; Coprocessador:inst9|state.FIM                                                                 ; 2       ;
; VGAController:inst|hvsync_generator:hvsync|LessThan11~0                                       ; 2       ;
; VGAController:inst|hvsync_generator:hvsync|Equal0~0                                           ; 2       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[1]                                       ; 2       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX[0]                                       ; 2       ;
; VGAController:inst|hvsync_generator:hvsync|inDisplayArea                                      ; 2       ;
; Coprocessador:inst9|Add5~0                                                                    ; 2       ;
; Coprocessador:inst9|Add14~22                                                                  ; 2       ;
; Coprocessador:inst9|Add14~20                                                                  ; 2       ;
; Coprocessador:inst9|Add14~18                                                                  ; 2       ;
; Coprocessador:inst9|Add14~16                                                                  ; 2       ;
; Coprocessador:inst9|Add14~14                                                                  ; 2       ;
; Coprocessador:inst9|Add14~12                                                                  ; 2       ;
; Coprocessador:inst9|Add14~10                                                                  ; 2       ;
; Coprocessador:inst9|Add14~8                                                                   ; 2       ;
; Coprocessador:inst9|Add14~6                                                                   ; 2       ;
; Coprocessador:inst9|Add14~4                                                                   ; 2       ;
; Coprocessador:inst9|Add14~2                                                                   ; 2       ;
; Coprocessador:inst9|linhaatual[10]                                                            ; 2       ;
; Coprocessador:inst9|linhaatual[11]                                                            ; 2       ;
; Coprocessador:inst9|linhaatual[8]                                                             ; 2       ;
; Coprocessador:inst9|linhaatual[9]                                                             ; 2       ;
; Coprocessador:inst9|linhaatual[7]                                                             ; 2       ;
; Coprocessador:inst9|Add14~0                                                                   ; 2       ;
; Coprocessador:inst9|dado_2[8]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[8]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[9]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[9]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[10]                                                                ; 2       ;
; Coprocessador:inst9|dado_1[10]                                                                ; 2       ;
; Coprocessador:inst9|dado_2[0]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[0]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[1]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[1]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[2]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[2]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[3]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[3]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[4]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[4]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[5]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[5]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[6]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[6]                                                                 ; 2       ;
; Coprocessador:inst9|dado_2[7]                                                                 ; 2       ;
; Coprocessador:inst9|dado_1[7]                                                                 ; 2       ;
; Coprocessador:inst9|Add15~22                                                                  ; 2       ;
; Coprocessador:inst9|Add15~20                                                                  ; 2       ;
; Coprocessador:inst9|Add15~18                                                                  ; 2       ;
; Coprocessador:inst9|Add15~16                                                                  ; 2       ;
; Coprocessador:inst9|Add15~14                                                                  ; 2       ;
; Coprocessador:inst9|Add15~12                                                                  ; 2       ;
; Coprocessador:inst9|Add15~10                                                                  ; 2       ;
; Coprocessador:inst9|Add15~8                                                                   ; 2       ;
; Coprocessador:inst9|Add15~6                                                                   ; 2       ;
; Coprocessador:inst9|Add15~4                                                                   ; 2       ;
; Coprocessador:inst9|Add15~2                                                                   ; 2       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[1]                                       ; 2       ;
; ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated|q_b[0]         ; 2       ;
; data[0]~input                                                                                 ; 1       ;
; data[1]~input                                                                                 ; 1       ;
; data[2]~input                                                                                 ; 1       ;
; data[3]~input                                                                                 ; 1       ;
; data[4]~input                                                                                 ; 1       ;
; data[5]~input                                                                                 ; 1       ;
; data[6]~input                                                                                 ; 1       ;
; data[7]~input                                                                                 ; 1       ;
; VGAController:inst|clock~0                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho~41                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~40                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~39                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~38                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~37                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~36                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~35                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~34                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~33                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~32                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~31                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~30                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~29                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~28                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~27                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~26                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~25                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~24                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~23                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~22                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~20                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~19                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~16                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~15                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~14                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~13                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~12                                                             ; 1       ;
; Coprocessador:inst9|posvizinho~11                                                             ; 1       ;
; Coprocessador:inst9|vizinho[5][8]~18                                                          ; 1       ;
; Coprocessador:inst9|vizinho[4][8]~17                                                          ; 1       ;
; Coprocessador:inst9|vizinho[2][8]~16                                                          ; 1       ;
; Coprocessador:inst9|vizinho[3][8]~15                                                          ; 1       ;
; Coprocessador:inst9|vizinho[1][8]~14                                                          ; 1       ;
; Coprocessador:inst9|vizinho[0][8]~13                                                          ; 1       ;
; Coprocessador:inst9|Selector53~0                                                              ; 1       ;
; Coprocessador:inst9|Selector52~0                                                              ; 1       ;
; Coprocessador:inst9|Selector51~0                                                              ; 1       ;
; Coprocessador:inst9|Selector50~0                                                              ; 1       ;
; Coprocessador:inst9|Selector49~0                                                              ; 1       ;
; Coprocessador:inst9|Selector48~0                                                              ; 1       ;
; Coprocessador:inst9|Selector47~0                                                              ; 1       ;
; Coprocessador:inst9|Selector46~0                                                              ; 1       ;
; Coprocessador:inst9|Selector44~0                                                              ; 1       ;
; Coprocessador:inst9|Selector26~0                                                              ; 1       ;
; Coprocessador:inst9|Selector43~0                                                              ; 1       ;
; Coprocessador:inst9|Selector25~0                                                              ; 1       ;
; Coprocessador:inst9|Selector42~0                                                              ; 1       ;
; Coprocessador:inst9|Selector24~0                                                              ; 1       ;
; Coprocessador:inst9|Selector41~0                                                              ; 1       ;
; Coprocessador:inst9|Selector23~0                                                              ; 1       ;
; Coprocessador:inst9|Selector40~0                                                              ; 1       ;
; Coprocessador:inst9|Selector22~0                                                              ; 1       ;
; Coprocessador:inst9|Selector39~0                                                              ; 1       ;
; Coprocessador:inst9|Selector21~0                                                              ; 1       ;
; Coprocessador:inst9|Selector38~0                                                              ; 1       ;
; Coprocessador:inst9|Selector20~0                                                              ; 1       ;
; Coprocessador:inst9|Selector37~0                                                              ; 1       ;
; Coprocessador:inst9|Selector19~0                                                              ; 1       ;
; Coprocessador:inst9|Selector35~0                                                              ; 1       ;
; Coprocessador:inst9|Selector34~0                                                              ; 1       ;
; Coprocessador:inst9|Selector33~0                                                              ; 1       ;
; Coprocessador:inst9|Selector32~0                                                              ; 1       ;
; Coprocessador:inst9|Selector31~0                                                              ; 1       ;
; Coprocessador:inst9|Selector30~0                                                              ; 1       ;
; Coprocessador:inst9|Selector29~0                                                              ; 1       ;
; Coprocessador:inst9|Selector28~0                                                              ; 1       ;
; Coprocessador:inst9|Selector17~0                                                              ; 1       ;
; Coprocessador:inst9|Selector8~0                                                               ; 1       ;
; Coprocessador:inst9|Selector16~0                                                              ; 1       ;
; Coprocessador:inst9|Selector7~0                                                               ; 1       ;
; Coprocessador:inst9|Selector15~0                                                              ; 1       ;
; Coprocessador:inst9|Selector6~0                                                               ; 1       ;
; Coprocessador:inst9|Selector14~0                                                              ; 1       ;
; Coprocessador:inst9|Selector5~0                                                               ; 1       ;
; Coprocessador:inst9|Selector13~0                                                              ; 1       ;
; Coprocessador:inst9|Selector4~0                                                               ; 1       ;
; Coprocessador:inst9|Selector12~0                                                              ; 1       ;
; Coprocessador:inst9|Selector3~0                                                               ; 1       ;
; Coprocessador:inst9|Selector11~0                                                              ; 1       ;
; Coprocessador:inst9|Selector2~0                                                               ; 1       ;
; Coprocessador:inst9|Selector10~0                                                              ; 1       ;
; Coprocessador:inst9|Selector1~0                                                               ; 1       ;
; Coprocessador:inst9|linhaatual[6]~9                                                           ; 1       ;
; Coprocessador:inst9|index_vizinho~2                                                           ; 1       ;
; Coprocessador:inst9|index_vizinho~1                                                           ; 1       ;
; Coprocessador:inst9|index_vizinho~0                                                           ; 1       ;
; Coprocessador:inst9|Selector54~1                                                              ; 1       ;
; Coprocessador:inst9|Selector54~0                                                              ; 1       ;
; Coprocessador:inst9|Add12~36                                                                  ; 1       ;
; Coprocessador:inst9|Add12~33                                                                  ; 1       ;
; Coprocessador:inst9|Add12~30                                                                  ; 1       ;
; Coprocessador:inst9|Add12~27                                                                  ; 1       ;
; Coprocessador:inst9|Add12~24                                                                  ; 1       ;
; Coprocessador:inst9|Add12~21                                                                  ; 1       ;
; Coprocessador:inst9|Add12~18                                                                  ; 1       ;
; Coprocessador:inst9|Add12~15                                                                  ; 1       ;
; Coprocessador:inst9|Add12~12                                                                  ; 1       ;
; Coprocessador:inst9|Add12~9                                                                   ; 1       ;
; Coprocessador:inst9|Add12~6                                                                   ; 1       ;
; Coprocessador:inst9|Add12~3                                                                   ; 1       ;
; Coprocessador:inst9|Equal6~3                                                                  ; 1       ;
; Coprocessador:inst9|Equal6~2                                                                  ; 1       ;
; Coprocessador:inst9|Equal6~1                                                                  ; 1       ;
; Coprocessador:inst9|Equal6~0                                                                  ; 1       ;
; Coprocessador:inst9|Selector55~0                                                              ; 1       ;
; Coprocessador:inst9|state.FIM~0                                                               ; 1       ;
; Coprocessador:inst9|LessThan2~2                                                               ; 1       ;
; Coprocessador:inst9|LessThan2~1                                                               ; 1       ;
; Coprocessador:inst9|LessThan2~0                                                               ; 1       ;
; VGAController:inst|LessThan0~2                                                                ; 1       ;
; VGAController:inst|LessThan0~1                                                                ; 1       ;
; VGAController:inst|LessThan0~0                                                                ; 1       ;
; Coprocessador:inst9|LessThan3~0                                                               ; 1       ;
; Coprocessador:inst9|WideOr6~0                                                                 ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[0]~16                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX~3                                        ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX~2                                        ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX~1                                        ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorX~0                                        ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Equal0~1                                           ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem~5                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem~4                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem~3                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem~2                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem~1                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|frame_imagem~0                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|inDisplayArea~0                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|vga_VS~1                                           ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|vga_VS~0                                           ; 1       ;
; VGAController:inst|clock                                                                      ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|vga_HS~1                                           ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|vga_HS~0                                           ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|vga_VS                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|vga_HS                                             ; 1       ;
; Coprocessador:inst9|Add5~22                                                                   ; 1       ;
; Coprocessador:inst9|Add3~10                                                                   ; 1       ;
; Coprocessador:inst9|Add4~20                                                                   ; 1       ;
; Coprocessador:inst9|posvizinho[11]~10                                                         ; 1       ;
; Coprocessador:inst9|Add2~22                                                                   ; 1       ;
; Coprocessador:inst9|Add5~21                                                                   ; 1       ;
; Coprocessador:inst9|Add5~20                                                                   ; 1       ;
; Coprocessador:inst9|Add4~19                                                                   ; 1       ;
; Coprocessador:inst9|Add4~18                                                                   ; 1       ;
; Coprocessador:inst9|Add3~9                                                                    ; 1       ;
; Coprocessador:inst9|Add3~8                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[10]~9                                                          ; 1       ;
; Coprocessador:inst9|Add2~21                                                                   ; 1       ;
; Coprocessador:inst9|Add2~20                                                                   ; 1       ;
; Coprocessador:inst9|Add5~19                                                                   ; 1       ;
; Coprocessador:inst9|Add5~18                                                                   ; 1       ;
; Coprocessador:inst9|Add3~7                                                                    ; 1       ;
; Coprocessador:inst9|Add3~6                                                                    ; 1       ;
; Coprocessador:inst9|Add4~17                                                                   ; 1       ;
; Coprocessador:inst9|Add4~16                                                                   ; 1       ;
; Coprocessador:inst9|posvizinho[9]~8                                                           ; 1       ;
; Coprocessador:inst9|Add2~19                                                                   ; 1       ;
; Coprocessador:inst9|Add2~18                                                                   ; 1       ;
; Coprocessador:inst9|Add5~17                                                                   ; 1       ;
; Coprocessador:inst9|Add5~16                                                                   ; 1       ;
; Coprocessador:inst9|Add4~15                                                                   ; 1       ;
; Coprocessador:inst9|Add4~14                                                                   ; 1       ;
; Coprocessador:inst9|Add3~5                                                                    ; 1       ;
; Coprocessador:inst9|Add3~4                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[8]~7                                                           ; 1       ;
; Coprocessador:inst9|Add2~17                                                                   ; 1       ;
; Coprocessador:inst9|Add2~16                                                                   ; 1       ;
; Coprocessador:inst9|Add5~15                                                                   ; 1       ;
; Coprocessador:inst9|Add5~14                                                                   ; 1       ;
; Coprocessador:inst9|Add3~3                                                                    ; 1       ;
; Coprocessador:inst9|Add3~2                                                                    ; 1       ;
; Coprocessador:inst9|Add4~13                                                                   ; 1       ;
; Coprocessador:inst9|Add4~12                                                                   ; 1       ;
; Coprocessador:inst9|posvizinho[7]~6                                                           ; 1       ;
; Coprocessador:inst9|Add2~15                                                                   ; 1       ;
; Coprocessador:inst9|Add2~14                                                                   ; 1       ;
; Coprocessador:inst9|Add5~13                                                                   ; 1       ;
; Coprocessador:inst9|Add5~12                                                                   ; 1       ;
; Coprocessador:inst9|Add4~11                                                                   ; 1       ;
; Coprocessador:inst9|Add4~10                                                                   ; 1       ;
; Coprocessador:inst9|Add3~1                                                                    ; 1       ;
; Coprocessador:inst9|Add3~0                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[6]~5                                                           ; 1       ;
; Coprocessador:inst9|Add2~13                                                                   ; 1       ;
; Coprocessador:inst9|Add2~12                                                                   ; 1       ;
; Coprocessador:inst9|Add5~11                                                                   ; 1       ;
; Coprocessador:inst9|Add5~10                                                                   ; 1       ;
; Coprocessador:inst9|Add4~9                                                                    ; 1       ;
; Coprocessador:inst9|Add4~8                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[5]~4                                                           ; 1       ;
; Coprocessador:inst9|Add2~11                                                                   ; 1       ;
; Coprocessador:inst9|Add2~10                                                                   ; 1       ;
; Coprocessador:inst9|Add5~9                                                                    ; 1       ;
; Coprocessador:inst9|Add5~8                                                                    ; 1       ;
; Coprocessador:inst9|Add4~7                                                                    ; 1       ;
; Coprocessador:inst9|Add4~6                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[4]~3                                                           ; 1       ;
; Coprocessador:inst9|Add2~9                                                                    ; 1       ;
; Coprocessador:inst9|Add2~8                                                                    ; 1       ;
; Coprocessador:inst9|Add5~7                                                                    ; 1       ;
; Coprocessador:inst9|Add5~6                                                                    ; 1       ;
; Coprocessador:inst9|Add4~5                                                                    ; 1       ;
; Coprocessador:inst9|Add4~4                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[3]~2                                                           ; 1       ;
; Coprocessador:inst9|Add2~7                                                                    ; 1       ;
; Coprocessador:inst9|Add2~6                                                                    ; 1       ;
; Coprocessador:inst9|Add5~5                                                                    ; 1       ;
; Coprocessador:inst9|Add5~4                                                                    ; 1       ;
; Coprocessador:inst9|Add4~3                                                                    ; 1       ;
; Coprocessador:inst9|Add4~2                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[2]~1                                                           ; 1       ;
; Coprocessador:inst9|Add2~5                                                                    ; 1       ;
; Coprocessador:inst9|Add2~4                                                                    ; 1       ;
; Coprocessador:inst9|Add5~3                                                                    ; 1       ;
; Coprocessador:inst9|Add5~2                                                                    ; 1       ;
; Coprocessador:inst9|Add4~1                                                                    ; 1       ;
; Coprocessador:inst9|Add4~0                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[1]~0                                                           ; 1       ;
; Coprocessador:inst9|Add2~3                                                                    ; 1       ;
; Coprocessador:inst9|Add2~2                                                                    ; 1       ;
; Coprocessador:inst9|Add2~1                                                                    ; 1       ;
; Coprocessador:inst9|Add2~0                                                                    ; 1       ;
; Coprocessador:inst9|Add5~1                                                                    ; 1       ;
; Coprocessador:inst9|posvizinho[11]                                                            ; 1       ;
; Coprocessador:inst9|posvizinho[10]                                                            ; 1       ;
; Coprocessador:inst9|posvizinho[9]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[8]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[7]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[6]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[5]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[4]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[3]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[2]                                                             ; 1       ;
; Coprocessador:inst9|posvizinho[1]                                                             ; 1       ;
; Coprocessador:inst9|vizinho[5][0]~1                                                           ; 1       ;
; Coprocessador:inst9|vizinho[4][0]~5                                                           ; 1       ;
; Coprocessador:inst9|vizinho[2][0]~4                                                           ; 1       ;
; Coprocessador:inst9|vizinho[3][0]~0                                                           ; 1       ;
; Coprocessador:inst9|vizinho[1][0]~3                                                           ; 1       ;
; Coprocessador:inst9|vizinho[0][0]~2                                                           ; 1       ;
; Coprocessador:inst9|linhaatual[11]~16                                                         ; 1       ;
; Coprocessador:inst9|linhaatual[10]~15                                                         ; 1       ;
; Coprocessador:inst9|linhaatual[10]~14                                                         ; 1       ;
; Coprocessador:inst9|linhaatual[9]~13                                                          ; 1       ;
; Coprocessador:inst9|linhaatual[9]~12                                                          ; 1       ;
; Coprocessador:inst9|linhaatual[8]~11                                                          ; 1       ;
; Coprocessador:inst9|linhaatual[8]~10                                                          ; 1       ;
; Coprocessador:inst9|linhaatual[7]~7                                                           ; 1       ;
; Coprocessador:inst9|linhaatual[7]~6                                                           ; 1       ;
; Coprocessador:inst9|dado_2[10]~31                                                             ; 1       ;
; Coprocessador:inst9|dado_2[9]~30                                                              ; 1       ;
; Coprocessador:inst9|dado_2[9]~29                                                              ; 1       ;
; Coprocessador:inst9|dado_2[8]~28                                                              ; 1       ;
; Coprocessador:inst9|dado_2[8]~27                                                              ; 1       ;
; Coprocessador:inst9|Add9~18                                                                   ; 1       ;
; Coprocessador:inst9|Add9~17                                                                   ; 1       ;
; Coprocessador:inst9|Add9~16                                                                   ; 1       ;
; Coprocessador:inst9|dado_1[10]~31                                                             ; 1       ;
; Coprocessador:inst9|dado_1[9]~30                                                              ; 1       ;
; Coprocessador:inst9|dado_1[9]~29                                                              ; 1       ;
; Coprocessador:inst9|dado_1[8]~28                                                              ; 1       ;
; Coprocessador:inst9|dado_1[8]~27                                                              ; 1       ;
; Coprocessador:inst9|Add7~18                                                                   ; 1       ;
; Coprocessador:inst9|Add7~17                                                                   ; 1       ;
; Coprocessador:inst9|Add7~16                                                                   ; 1       ;
; Coprocessador:inst9|dado_2[7]~26                                                              ; 1       ;
; Coprocessador:inst9|dado_2[7]~25                                                              ; 1       ;
; Coprocessador:inst9|dado_2[6]~24                                                              ; 1       ;
; Coprocessador:inst9|dado_2[6]~23                                                              ; 1       ;
; Coprocessador:inst9|dado_2[5]~22                                                              ; 1       ;
; Coprocessador:inst9|dado_2[5]~21                                                              ; 1       ;
; Coprocessador:inst9|dado_2[4]~20                                                              ; 1       ;
; Coprocessador:inst9|dado_2[4]~19                                                              ; 1       ;
; Coprocessador:inst9|dado_2[3]~18                                                              ; 1       ;
; Coprocessador:inst9|dado_2[3]~17                                                              ; 1       ;
; Coprocessador:inst9|dado_2[2]~16                                                              ; 1       ;
; Coprocessador:inst9|dado_2[2]~15                                                              ; 1       ;
; Coprocessador:inst9|dado_2[1]~14                                                              ; 1       ;
; Coprocessador:inst9|dado_2[1]~13                                                              ; 1       ;
; Coprocessador:inst9|dado_2[0]~12                                                              ; 1       ;
; Coprocessador:inst9|dado_2[0]~11                                                              ; 1       ;
; Coprocessador:inst9|Add9~15                                                                   ; 1       ;
; Coprocessador:inst9|Add9~14                                                                   ; 1       ;
; Coprocessador:inst9|Add9~13                                                                   ; 1       ;
; Coprocessador:inst9|Add9~12                                                                   ; 1       ;
; Coprocessador:inst9|Add9~11                                                                   ; 1       ;
; Coprocessador:inst9|Add9~10                                                                   ; 1       ;
; Coprocessador:inst9|Add9~9                                                                    ; 1       ;
; Coprocessador:inst9|Add9~8                                                                    ; 1       ;
; Coprocessador:inst9|Add9~7                                                                    ; 1       ;
; Coprocessador:inst9|Add9~6                                                                    ; 1       ;
; Coprocessador:inst9|Add9~5                                                                    ; 1       ;
; Coprocessador:inst9|Add9~4                                                                    ; 1       ;
; Coprocessador:inst9|Add9~3                                                                    ; 1       ;
; Coprocessador:inst9|Add9~2                                                                    ; 1       ;
; Coprocessador:inst9|Add9~1                                                                    ; 1       ;
; Coprocessador:inst9|Add9~0                                                                    ; 1       ;
; Coprocessador:inst9|dado_1[7]~26                                                              ; 1       ;
; Coprocessador:inst9|dado_1[7]~25                                                              ; 1       ;
; Coprocessador:inst9|dado_1[6]~24                                                              ; 1       ;
; Coprocessador:inst9|dado_1[6]~23                                                              ; 1       ;
; Coprocessador:inst9|dado_1[5]~22                                                              ; 1       ;
; Coprocessador:inst9|dado_1[5]~21                                                              ; 1       ;
; Coprocessador:inst9|dado_1[4]~20                                                              ; 1       ;
; Coprocessador:inst9|dado_1[4]~19                                                              ; 1       ;
; Coprocessador:inst9|dado_1[3]~18                                                              ; 1       ;
; Coprocessador:inst9|dado_1[3]~17                                                              ; 1       ;
; Coprocessador:inst9|dado_1[2]~16                                                              ; 1       ;
; Coprocessador:inst9|dado_1[2]~15                                                              ; 1       ;
; Coprocessador:inst9|dado_1[1]~14                                                              ; 1       ;
; Coprocessador:inst9|dado_1[1]~13                                                              ; 1       ;
; Coprocessador:inst9|dado_1[0]~12                                                              ; 1       ;
; Coprocessador:inst9|dado_1[0]~11                                                              ; 1       ;
; Coprocessador:inst9|Add7~15                                                                   ; 1       ;
; Coprocessador:inst9|Add7~14                                                                   ; 1       ;
; Coprocessador:inst9|Add7~13                                                                   ; 1       ;
; Coprocessador:inst9|Add7~12                                                                   ; 1       ;
; Coprocessador:inst9|Add7~11                                                                   ; 1       ;
; Coprocessador:inst9|Add7~10                                                                   ; 1       ;
; Coprocessador:inst9|Add7~9                                                                    ; 1       ;
; Coprocessador:inst9|Add7~8                                                                    ; 1       ;
; Coprocessador:inst9|Add7~7                                                                    ; 1       ;
; Coprocessador:inst9|Add7~6                                                                    ; 1       ;
; Coprocessador:inst9|Add7~5                                                                    ; 1       ;
; Coprocessador:inst9|Add7~4                                                                    ; 1       ;
; Coprocessador:inst9|Add7~3                                                                    ; 1       ;
; Coprocessador:inst9|Add7~2                                                                    ; 1       ;
; Coprocessador:inst9|Add7~1                                                                    ; 1       ;
; Coprocessador:inst9|Add7~0                                                                    ; 1       ;
; Coprocessador:inst9|Add12~34                                                                  ; 1       ;
; Coprocessador:inst9|Add12~32                                                                  ; 1       ;
; Coprocessador:inst9|Add12~31                                                                  ; 1       ;
; Coprocessador:inst9|Add14~21                                                                  ; 1       ;
; Coprocessador:inst9|Add12~29                                                                  ; 1       ;
; Coprocessador:inst9|Add12~28                                                                  ; 1       ;
; Coprocessador:inst9|Add14~19                                                                  ; 1       ;
; Coprocessador:inst9|Add12~26                                                                  ; 1       ;
; Coprocessador:inst9|Add12~25                                                                  ; 1       ;
; Coprocessador:inst9|Add14~17                                                                  ; 1       ;
; Coprocessador:inst9|Add12~23                                                                  ; 1       ;
; Coprocessador:inst9|Add12~22                                                                  ; 1       ;
; Coprocessador:inst9|Add14~15                                                                  ; 1       ;
; Coprocessador:inst9|Add12~20                                                                  ; 1       ;
; Coprocessador:inst9|Add12~19                                                                  ; 1       ;
; Coprocessador:inst9|Add14~13                                                                  ; 1       ;
; Coprocessador:inst9|Add12~17                                                                  ; 1       ;
; Coprocessador:inst9|Add12~16                                                                  ; 1       ;
; Coprocessador:inst9|Add14~11                                                                  ; 1       ;
; Coprocessador:inst9|Add12~14                                                                  ; 1       ;
; Coprocessador:inst9|Add12~13                                                                  ; 1       ;
; Coprocessador:inst9|Add14~9                                                                   ; 1       ;
; Coprocessador:inst9|Add12~11                                                                  ; 1       ;
; Coprocessador:inst9|Add12~10                                                                  ; 1       ;
; Coprocessador:inst9|Add14~7                                                                   ; 1       ;
; Coprocessador:inst9|Add12~8                                                                   ; 1       ;
; Coprocessador:inst9|Add12~7                                                                   ; 1       ;
; Coprocessador:inst9|Add14~5                                                                   ; 1       ;
; Coprocessador:inst9|Add12~5                                                                   ; 1       ;
; Coprocessador:inst9|Add12~4                                                                   ; 1       ;
; Coprocessador:inst9|Add14~3                                                                   ; 1       ;
; Coprocessador:inst9|Add14~1                                                                   ; 1       ;
; Coprocessador:inst9|Add12~1                                                                   ; 1       ;
; Coprocessador:inst9|Add12~0                                                                   ; 1       ;
; Coprocessador:inst9|dado_final[10]~24                                                         ; 1       ;
; Coprocessador:inst9|dado_final[9]~23                                                          ; 1       ;
; Coprocessador:inst9|dado_final[9]~22                                                          ; 1       ;
; Coprocessador:inst9|dado_final[8]~21                                                          ; 1       ;
; Coprocessador:inst9|dado_final[8]~20                                                          ; 1       ;
; Coprocessador:inst9|LessThan1~19                                                              ; 1       ;
; Coprocessador:inst9|LessThan1~17                                                              ; 1       ;
; Coprocessador:inst9|LessThan1~15                                                              ; 1       ;
; Coprocessador:inst9|LessThan1~13                                                              ; 1       ;
; Coprocessador:inst9|LessThan1~11                                                              ; 1       ;
; Coprocessador:inst9|LessThan1~9                                                               ; 1       ;
; Coprocessador:inst9|LessThan1~7                                                               ; 1       ;
; Coprocessador:inst9|LessThan1~5                                                               ; 1       ;
; Coprocessador:inst9|LessThan1~3                                                               ; 1       ;
; Coprocessador:inst9|LessThan1~1                                                               ; 1       ;
; Coprocessador:inst9|dado_final[7]~19                                                          ; 1       ;
; Coprocessador:inst9|dado_final[7]~18                                                          ; 1       ;
; Coprocessador:inst9|dado_final[7]~17                                                          ; 1       ;
; Coprocessador:inst9|dado_final[7]~15                                                          ; 1       ;
; Coprocessador:inst9|dado_final[7]~13                                                          ; 1       ;
; Coprocessador:inst9|dado_final[7]~11                                                          ; 1       ;
; Coprocessador:inst9|dado_final[7]~9                                                           ; 1       ;
; Coprocessador:inst9|dado_final[7]~7                                                           ; 1       ;
; Coprocessador:inst9|dado_final[7]~5                                                           ; 1       ;
; VGAController:inst|contadorX[11]~34                                                           ; 1       ;
; VGAController:inst|contadorX[10]~33                                                           ; 1       ;
; VGAController:inst|contadorX[10]~32                                                           ; 1       ;
; VGAController:inst|contadorX[9]~31                                                            ; 1       ;
; VGAController:inst|contadorX[9]~30                                                            ; 1       ;
; VGAController:inst|contadorX[8]~29                                                            ; 1       ;
; VGAController:inst|contadorX[8]~28                                                            ; 1       ;
; VGAController:inst|contadorX[7]~27                                                            ; 1       ;
; VGAController:inst|contadorX[7]~26                                                            ; 1       ;
; VGAController:inst|contadorX[6]~25                                                            ; 1       ;
; VGAController:inst|contadorX[6]~24                                                            ; 1       ;
; VGAController:inst|contadorX[5]~23                                                            ; 1       ;
; VGAController:inst|contadorX[5]~22                                                            ; 1       ;
; VGAController:inst|contadorX[4]~21                                                            ; 1       ;
; VGAController:inst|contadorX[4]~20                                                            ; 1       ;
; VGAController:inst|contadorX[3]~19                                                            ; 1       ;
; VGAController:inst|contadorX[3]~18                                                            ; 1       ;
; VGAController:inst|contadorX[2]~17                                                            ; 1       ;
; VGAController:inst|contadorX[2]~16                                                            ; 1       ;
; VGAController:inst|contadorX[1]~15                                                            ; 1       ;
; VGAController:inst|contadorX[1]~14                                                            ; 1       ;
; VGAController:inst|contadorX[0]~13                                                            ; 1       ;
; VGAController:inst|contadorX[0]~12                                                            ; 1       ;
; Coprocessador:inst9|Add15~21                                                                  ; 1       ;
; Coprocessador:inst9|Add15~19                                                                  ; 1       ;
; Coprocessador:inst9|Add15~17                                                                  ; 1       ;
; Coprocessador:inst9|Add15~15                                                                  ; 1       ;
; Coprocessador:inst9|Add15~13                                                                  ; 1       ;
; Coprocessador:inst9|Add15~11                                                                  ; 1       ;
; Coprocessador:inst9|Add15~9                                                                   ; 1       ;
; Coprocessador:inst9|Add15~7                                                                   ; 1       ;
; Coprocessador:inst9|Add15~5                                                                   ; 1       ;
; Coprocessador:inst9|Add15~3                                                                   ; 1       ;
; Coprocessador:inst9|Add15~1                                                                   ; 1       ;
; Coprocessador:inst9|Add15~0                                                                   ; 1       ;
; Coprocessador:inst9|dado_final[10]                                                            ; 1       ;
; Coprocessador:inst9|dado_final[9]                                                             ; 1       ;
; Coprocessador:inst9|dado_final[8]                                                             ; 1       ;
; Coprocessador:inst9|dado_final[7]                                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[8]~23                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[7]~22                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[7]~21                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[6]~20                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[6]~19                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[5]~18                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[5]~17                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[4]~15                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[4]~14                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[3]~13                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[3]~12                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[2]~11                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[2]~10                                    ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[1]~9                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|contadorY[1]~8                                     ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~18                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~17                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~16                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~15                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~14                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~13                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~12                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~11                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~10                                            ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~9                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~8                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~7                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~6                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~5                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~4                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~3                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~2                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~1                                             ; 1       ;
; VGAController:inst|hvsync_generator:hvsync|Add0~0                                             ; 1       ;
+-----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                              ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF           ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; coprocess.mif ; M9K_X40_Y26_N0, M9K_X40_Y25_N0, M9K_X40_Y24_N0, M9K_X40_Y27_N0 ; Don't care           ; Old data        ; Old data        ;
; ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 1            ; 4096         ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 4096                        ; 1                           ; 4096                        ; 1                           ; 4096                ; 1    ; None          ; M9K_X40_Y23_N0                                                 ; Don't care           ; Old data        ; Old data        ;
+---------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |PBL3V2|memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ALTSYNCRAM                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;8;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;16;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;24;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;32;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;40;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;48;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;56;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;64;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;72;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;80;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;88;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;96;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;104;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;112;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;120;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;128;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;136;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;144;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;152;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;160;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;168;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;176;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;184;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;192;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;200;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;208;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;216;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;224;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;232;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;240;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;248;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;256;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;264;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;272;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;280;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;288;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;296;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;304;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;312;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;320;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;328;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;336;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;344;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;352;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;360;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;368;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;376;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;384;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;392;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;400;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;408;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;416;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;424;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;432;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;440;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;448;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;456;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;464;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;472;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;480;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;488;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;496;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;504;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;512;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;520;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;528;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;536;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;544;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;552;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;560;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;568;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;576;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;584;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;592;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;600;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;608;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;616;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;624;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;632;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;640;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;648;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;656;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;664;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;672;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;680;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;688;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;696;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;704;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;712;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;720;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;728;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;736;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;744;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;752;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;760;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;768;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;776;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;784;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;792;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;800;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;808;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;816;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;824;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;832;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;840;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;848;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;856;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;864;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;872;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;880;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;888;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;896;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;904;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;912;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;920;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;928;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;936;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;944;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;952;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;960;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;968;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;976;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;984;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;992;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1000;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1008;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1016;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1024;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1032;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1040;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1048;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1056;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1064;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1072;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1080;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1088;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1096;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1104;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1112;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1120;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1128;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1136;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1144;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1152;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1160;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1168;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1176;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1184;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1192;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1200;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1208;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1216;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1224;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1232;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1240;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1248;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1256;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1264;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1272;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1280;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1288;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1296;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1304;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1312;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1320;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1328;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1336;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1344;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1352;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1360;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1368;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1376;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1384;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1392;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1400;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1408;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1416;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1424;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1432;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1440;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1448;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1456;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1464;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1472;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1480;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1488;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1496;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1504;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1512;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1520;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1528;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;1536;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1544;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1552;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1560;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1568;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1576;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1584;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1592;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1600;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1608;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1616;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1624;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1632;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1640;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1648;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1656;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1664;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1672;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1680;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1688;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1696;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1704;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1712;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1720;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1728;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1736;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1744;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1752;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1760;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1768;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1776;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1784;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1792;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1800;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1808;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1816;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1824;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1832;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1840;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1848;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1856;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1864;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1872;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1880;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1888;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1896;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1904;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1912;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1920;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1928;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1936;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1944;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1952;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1960;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1968;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1976;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1984;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;1992;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2000;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2008;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2016;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2024;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2032;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2040;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2048;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2056;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2064;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2072;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2080;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2088;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2096;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2104;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2112;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2120;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2128;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2136;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2144;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2152;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2160;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2168;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2176;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2184;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2192;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2200;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2208;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2216;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2224;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2232;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2240;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2248;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2256;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2264;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2272;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2280;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2288;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2296;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2304;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2312;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2320;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2328;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2336;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2344;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2352;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2360;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2368;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2376;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2384;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2392;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2400;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2408;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2416;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2424;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2432;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2440;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2448;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2456;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2464;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2472;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2480;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2488;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2496;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2504;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2512;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2520;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2528;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2536;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2544;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2552;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;2560;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2568;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2576;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2584;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2592;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2600;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2608;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2616;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2624;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2632;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2640;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2648;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2656;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2664;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2672;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2680;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2688;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2696;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2704;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2712;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2720;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2728;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2736;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2744;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2752;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2760;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2768;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2776;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2784;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2792;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2800;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2808;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2816;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2824;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2832;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2840;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2848;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2856;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2864;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2872;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2880;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2888;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2896;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2904;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2912;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2920;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2928;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2936;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2944;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2952;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2960;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2968;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2976;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2984;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;2992;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3000;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3008;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3016;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3024;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3032;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3040;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3048;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3056;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3064;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3072;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3080;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3088;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3096;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3104;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3112;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3120;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3128;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3136;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3144;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3152;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3160;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3168;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3176;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3184;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3192;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3200;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3208;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3216;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3224;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3232;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3240;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3248;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3256;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3264;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3272;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3280;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3288;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3296;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3304;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3312;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3320;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3328;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3336;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3344;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3352;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3360;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3368;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3376;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3384;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3392;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3400;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3408;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3416;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3424;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3432;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3440;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3448;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3456;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3464;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3472;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3480;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3488;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3496;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3504;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3512;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3520;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3528;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3536;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3544;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3552;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3560;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3568;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3576;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;
;3584;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3592;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3600;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3608;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3616;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3624;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3632;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3640;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3648;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3656;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3664;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3672;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3680;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3688;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3696;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3704;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3712;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3720;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3728;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3736;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3744;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3752;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3760;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3768;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3776;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3784;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3792;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3800;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3808;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3816;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3824;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3832;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3840;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3848;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3856;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3864;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3872;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3880;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3888;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3896;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3904;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3912;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3920;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3928;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3936;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3944;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3952;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3960;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3968;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3976;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3984;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;3992;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4000;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4008;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4016;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4024;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4032;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4040;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4048;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4056;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4064;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4072;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4080;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;
;4088;(00110010) (62) (50) (32)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 693 / 116,715 ( < 1 % ) ;
; C16 interconnects           ; 28 / 3,886 ( < 1 % )    ;
; C4 interconnects            ; 376 / 73,752 ( < 1 % )  ;
; Direct links                ; 119 / 116,715 ( < 1 % ) ;
; Global clocks               ; 4 / 20 ( 20 % )         ;
; Local interconnects         ; 187 / 39,600 ( < 1 % )  ;
; R24 interconnects           ; 23 / 3,777 ( < 1 % )    ;
; R4 interconnects            ; 364 / 99,858 ( < 1 % )  ;
+-----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.00) ; Number of LABs  (Total = 32) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 5                            ;
; 13                                          ; 1                            ;
; 14                                          ; 4                            ;
; 15                                          ; 1                            ;
; 16                                          ; 12                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.34) ; Number of LABs  (Total = 32) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 23                           ;
; 1 Clock enable                     ; 9                            ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 6                            ;
; 2 Clock enables                    ; 3                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.31) ; Number of LABs  (Total = 32) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 3                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 3                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.69) ; Number of LABs  (Total = 32) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 1                            ;
; 3                                               ; 3                            ;
; 4                                               ; 2                            ;
; 5                                               ; 0                            ;
; 6                                               ; 0                            ;
; 7                                               ; 0                            ;
; 8                                               ; 4                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
; 11                                              ; 3                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 4                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.72) ; Number of LABs  (Total = 32) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 5                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 15           ; 0            ; 15           ; 0            ; 0            ; 38        ; 15           ; 0            ; 38        ; 38        ; 0            ; 17           ; 0            ; 0            ; 21           ; 0            ; 17           ; 21           ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 38        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 23           ; 38           ; 23           ; 38           ; 38           ; 0         ; 23           ; 38           ; 0         ; 0         ; 38           ; 21           ; 38           ; 38           ; 17           ; 38           ; 21           ; 17           ; 38           ; 38           ; 38           ; 21           ; 38           ; 38           ; 38           ; 38           ; 38           ; 0         ; 38           ; 38           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; VGA_HS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pixel[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pixel[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pixel[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wraddress[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                   ;
+--------------------------------------+----------------------+-------------------+
; Source Clock(s)                      ; Destination Clock(s) ; Delay Added in ns ;
+--------------------------------------+----------------------+-------------------+
; clock                                ; clock                ; 167.3             ;
; Coprocessador:inst9|state.CALCULAR_1 ; clock                ; 3.8               ;
+--------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                       ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                        ; Destination Register                                                                                                   ; Delay Added in ns ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------+
; Coprocessador:inst9|state.MANDAR_PIXEL ; Coprocessador:inst9|linhaatual[6]                                                                                      ; 2.806             ;
; Coprocessador:inst9|state.CALCULAR_1   ; Coprocessador:inst9|vizinho[4][7]                                                                                      ; 2.546             ;
; VGAController:inst|clock               ; VGAController:inst|clock                                                                                               ; 2.260             ;
; Coprocessador:inst9|state.VIZINHO      ; Coprocessador:inst9|vizinho[1][8]                                                                                      ; 2.225             ;
; Coprocessador:inst9|index_vizinho[0]   ; Coprocessador:inst9|vizinho[3][8]                                                                                      ; 1.529             ;
; Coprocessador:inst9|index_vizinho[1]   ; Coprocessador:inst9|vizinho[3][8]                                                                                      ; 1.529             ;
; Coprocessador:inst9|index_vizinho[2]   ; Coprocessador:inst9|vizinho[3][8]                                                                                      ; 1.529             ;
; Coprocessador:inst9|vizinho[3][0]      ; Coprocessador:inst9|vizinho[3][0]                                                                                      ; 0.930             ;
; Coprocessador:inst9|vizinho[5][0]      ; Coprocessador:inst9|vizinho[5][0]                                                                                      ; 0.930             ;
; Coprocessador:inst9|vizinho[4][0]      ; Coprocessador:inst9|vizinho[4][0]                                                                                      ; 0.867             ;
; Coprocessador:inst9|vizinho[2][0]      ; Coprocessador:inst9|vizinho[2][0]                                                                                      ; 0.850             ;
; Coprocessador:inst9|contador[9]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[8]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[7]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[6]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[11]       ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|linhaatual[11]     ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|linhaatual[9]      ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|linhaatual[8]      ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|linhaatual[6]      ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|linhaatual[7]      ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|linhaatual[10]     ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[4]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[3]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[2]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[1]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[5]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[0]        ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|contador[10]       ; Coprocessador:inst9|linhaatual[10]                                                                                     ; 0.736             ;
; Coprocessador:inst9|vizinho[0][0]      ; Coprocessador:inst9|vizinho[0][0]                                                                                      ; 0.676             ;
; Coprocessador:inst9|vizinho[1][0]      ; Coprocessador:inst9|vizinho[1][0]                                                                                      ; 0.676             ;
; Coprocessador:inst9|posvizinho[1]      ; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a7~portb_address_reg0 ; 0.098             ;
; Coprocessador:inst9|posvizinho[2]      ; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a7~portb_address_reg0 ; 0.089             ;
; Coprocessador:inst9|posvizinho[3]      ; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a7~portb_address_reg0 ; 0.089             ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 34 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE30F23C7 for design "PBL3"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23I7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 23 pins of 38 total pins
    Info (169086): Pin pixel[2] not assigned to an exact location on the device
    Info (169086): Pin pixel[1] not assigned to an exact location on the device
    Info (169086): Pin pixel[0] not assigned to an exact location on the device
    Info (169086): Pin data[7] not assigned to an exact location on the device
    Info (169086): Pin wraddress[0] not assigned to an exact location on the device
    Info (169086): Pin wraddress[1] not assigned to an exact location on the device
    Info (169086): Pin wraddress[2] not assigned to an exact location on the device
    Info (169086): Pin wraddress[3] not assigned to an exact location on the device
    Info (169086): Pin wraddress[4] not assigned to an exact location on the device
    Info (169086): Pin wraddress[5] not assigned to an exact location on the device
    Info (169086): Pin wraddress[6] not assigned to an exact location on the device
    Info (169086): Pin wraddress[7] not assigned to an exact location on the device
    Info (169086): Pin wraddress[8] not assigned to an exact location on the device
    Info (169086): Pin wraddress[9] not assigned to an exact location on the device
    Info (169086): Pin wraddress[10] not assigned to an exact location on the device
    Info (169086): Pin wraddress[11] not assigned to an exact location on the device
    Info (169086): Pin data[6] not assigned to an exact location on the device
    Info (169086): Pin data[5] not assigned to an exact location on the device
    Info (169086): Pin data[4] not assigned to an exact location on the device
    Info (169086): Pin data[3] not assigned to an exact location on the device
    Info (169086): Pin data[2] not assigned to an exact location on the device
    Info (169086): Pin data[1] not assigned to an exact location on the device
    Info (169086): Pin data[0] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Info (332104): Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios/synthesis/submodules/nios_nios2_qsys_0.sdc'
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(46): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(46): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_qsys_0_oci_break_path|break_readreg*] -to [get_keepers *$nios_nios2_qsys_0_jtag_sr*]
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <to> is an empty collection
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(47): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(47): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_qsys_0_oci_debug_path|*resetlatch]     -to [get_keepers *$nios_nios2_qsys_0_jtag_sr[33]]
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <to> is an empty collection
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(48): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(48): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_qsys_0_oci_debug_path|monitor_ready]  -to [get_keepers *$nios_nios2_qsys_0_jtag_sr[0]]
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <to> is an empty collection
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(49): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(49): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_qsys_0_oci_debug_path|monitor_error]  -to [get_keepers *$nios_nios2_qsys_0_jtag_sr[34]]
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <to> is an empty collection
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(50): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_qsys_0_ocimem_path|*MonDReg*] -to [get_keepers *$nios_nios2_qsys_0_jtag_sr*]
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <to> is an empty collection
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(51): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(51): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <from> is not an object ID
    Info (332050): set_false_path -from *$nios_nios2_qsys_0_jtag_sr*    -to *$nios_nios2_qsys_0_jtag_sysclk_path|*jdo*
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <to> is not an object ID
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(52): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$nios_nios2_qsys_0_jtag_sysclk_path|ir*
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <to> is not an object ID
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at nios_nios2_qsys_0.sdc(53): *nios_nios2_qsys_0:*|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_nios2_qsys_0_oci_debug_path|monitor_go
Warning (332049): Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <to> is not an object ID
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN T1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Coprocessador:inst9|state.CALCULAR_2
        Info (176357): Destination node Coprocessador:inst9|state.CALCULAR_3
Info (176353): Automatically promoted node VGAController:inst|clock 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node VGAController:inst|clock~0
Info (176353): Automatically promoted node Coprocessador:inst9|state.MANDAR_PIXEL 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Coprocessador:inst9|contador[0]
        Info (176357): Destination node Coprocessador:inst9|contador[1]
        Info (176357): Destination node Coprocessador:inst9|contador[2]
        Info (176357): Destination node Coprocessador:inst9|contador[3]
        Info (176357): Destination node Coprocessador:inst9|contador[4]
        Info (176357): Destination node Coprocessador:inst9|contador[5]
        Info (176357): Destination node Coprocessador:inst9|contador[6]
        Info (176357): Destination node Coprocessador:inst9|contador[7]
        Info (176357): Destination node Coprocessador:inst9|contador[8]
        Info (176357): Destination node Coprocessador:inst9|contador[9]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node Coprocessador:inst9|state.VIZINHO 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Coprocessador:inst9|index_vizinho[1]
        Info (176357): Destination node Coprocessador:inst9|vizinho[3][0]
        Info (176357): Destination node Coprocessador:inst9|vizinho[5][0]
        Info (176357): Destination node Coprocessador:inst9|vizinho[0][0]
        Info (176357): Destination node Coprocessador:inst9|vizinho[1][0]
        Info (176357): Destination node Coprocessador:inst9|vizinho[2][0]
        Info (176357): Destination node Coprocessador:inst9|vizinho[4][0]
        Info (176357): Destination node Coprocessador:inst9|index_vizinho[0]
        Info (176357): Destination node Coprocessador:inst9|index_vizinho[2]
        Info (176357): Destination node Coprocessador:inst9|Selector55~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 20 input, 3 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  39 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "led" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led_c[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led_c[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led_c[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led_c[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led_c[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "reset_reset_n" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/PBLV1000/output_files/PBL3.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Wed Aug 08 15:20:32 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/PBLV1000/output_files/PBL3.fit.smsg.


