Warning (10268): Verilog HDL information at matrix_ctrl.v(125): always construct contains both blocking and non-blocking assignments File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/matrix_ctrl.v Line: 125
Info (10281): Verilog HDL Declaration information at matrix_ctrl.v(40): object "intensity" differs only in case from object "INTENSITY" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/matrix_ctrl.v Line: 40
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at niosii_epcs.v(402): conditional expression evaluates to a constant File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v Line: 402
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/TEMP.UANDES/Documents/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v Line: 682
