/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 576 216)
	(text "system" (rect 267 -1 297 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 200 20 212)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 256 72)(line_width 1))
	)
	(port
		(pt 0 184)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 173 82 184)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 256 184)(line_width 1))
	)
	(port
		(pt 0 112)
		(output)
		(text "dispaly_6mod7seg_1_conduit_end_reset_led" (rect 0 0 179 12)(font "Arial" (font_size 8)))
		(text "dispaly_6mod7seg_1_conduit_end_reset_led" (rect 4 101 244 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 256 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(output)
		(text "dispaly_6mod7seg_1_conduit_end_nseldig[5..0]" (rect 0 0 188 12)(font "Arial" (font_size 8)))
		(text "dispaly_6mod7seg_1_conduit_end_nseldig[5..0]" (rect 4 117 268 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 256 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(output)
		(text "dispaly_6mod7seg_1_conduit_end_selseg[7..0]" (rect 0 0 187 12)(font "Arial" (font_size 8)))
		(text "dispaly_6mod7seg_1_conduit_end_selseg[7..0]" (rect 4 133 262 144)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 256 144)(line_width 3))
	)
	(drawing
		(text "clk" (rect 241 43 500 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 261 67 540 144)(font "Arial" (color 0 0 0)))
		(text "dispaly_6mod7seg_1_conduit_end" (rect 58 83 296 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_led" (rect 261 107 576 224)(font "Arial" (color 0 0 0)))
		(text "nseldig" (rect 261 123 564 256)(font "Arial" (color 0 0 0)))
		(text "selseg" (rect 261 139 558 288)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 227 155 484 323)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 261 179 564 368)(font "Arial" (color 0 0 0)))
		(text " system " (rect 541 200 1130 410)(font "Arial" ))
		(line (pt 256 32)(pt 320 32)(line_width 1))
		(line (pt 320 32)(pt 320 200)(line_width 1))
		(line (pt 256 200)(pt 320 200)(line_width 1))
		(line (pt 256 32)(pt 256 200)(line_width 1))
		(line (pt 257 52)(pt 257 76)(line_width 1))
		(line (pt 258 52)(pt 258 76)(line_width 1))
		(line (pt 257 92)(pt 257 148)(line_width 1))
		(line (pt 258 92)(pt 258 148)(line_width 1))
		(line (pt 257 164)(pt 257 188)(line_width 1))
		(line (pt 258 164)(pt 258 188)(line_width 1))
		(line (pt 0 0)(pt 576 0)(line_width 1))
		(line (pt 576 0)(pt 576 216)(line_width 1))
		(line (pt 0 216)(pt 576 216)(line_width 1))
		(line (pt 0 0)(pt 0 216)(line_width 1))
	)
)
