INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/tb_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Datapath
