

================================================================
== Vivado HLS Report for 'key_core_one'
================================================================
* Date:           Fri Nov  5 19:17:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        RSA1_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.532|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    2|  1038|    2|  1038|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- pub_key_loop       |    2|  512|         2|          2|          1| 1 ~ 256 |    yes   |
        |- share_secret_loop  |    2|  512|         2|          2|          1| 1 ~ 256 |    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    1614|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|    225|     3002|    1650|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|    2593|    -|
|Register         |        -|      -|     5046|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    225|     8048|    5857|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     11|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+-----+
    |key_core_one_mul_128ns_512s_512_2_1_U1       |key_core_one_mul_128ns_512s_512_2_1       |        0|    195|  361|  178|    0|
    |key_core_one_mul_512s_4ns_512_2_1_U3         |key_core_one_mul_512s_4ns_512_2_1         |        0|      0|  361|  178|    0|
    |key_core_one_mul_512s_4ns_512_2_1_U6         |key_core_one_mul_512s_4ns_512_2_1         |        0|      0|  361|  178|    0|
    |key_core_one_mul_6ns_512s_512_2_1_U4         |key_core_one_mul_6ns_512s_512_2_1         |        0|     30|  361|  178|    0|
    |key_core_one_udiv_512s_4ns_512_516_seq_1_U2  |key_core_one_udiv_512s_4ns_512_516_seq_1  |        0|      0|  779|  469|    0|
    |key_core_one_udiv_512s_4ns_512_516_seq_1_U5  |key_core_one_udiv_512s_4ns_512_516_seq_1  |        0|      0|  779|  469|    0|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                        |                                          |        0|    225| 3002| 1650|    0|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln75_fu_539_p2                   |     +    |      0|  0|   24|          17|           1|
    |i_V_1_fu_428_p2                      |     +    |      0|  0|  135|         128|           1|
    |i_V_fu_500_p2                        |     +    |      0|  0|  135|         128|           1|
    |big_mult_V_7_fu_518_p2               |     -    |      0|  0|  512|         512|         512|
    |big_mult_V_8_fu_458_p2               |     -    |      0|  0|  512|         512|         512|
    |ap_block_state1055_io                |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op1120_read_state2      |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op1124_write_state2     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op1687_write_state527   |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op2270_write_state1054  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op2273_write_state1054  |    and   |      0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_157_p8              |    and   |      0|  0|    2|           1|           0|
    |out_V_data_V_1_load_A                |    and   |      0|  0|    2|           1|           1|
    |out_V_data_V_1_load_B                |    and   |      0|  0|    2|           1|           1|
    |out_V_dest_V_1_load_A                |    and   |      0|  0|    2|           1|           1|
    |out_V_dest_V_1_load_B                |    and   |      0|  0|    2|           1|           1|
    |out_V_id_V_1_load_A                  |    and   |      0|  0|    2|           1|           1|
    |out_V_id_V_1_load_B                  |    and   |      0|  0|    2|           1|           1|
    |timeStep_V_1_load_A                  |    and   |      0|  0|    2|           1|           1|
    |timeStep_V_1_load_B                  |    and   |      0|  0|    2|           1|           1|
    |grp_fu_273_p2                        |   icmp   |      0|  0|   13|          16|           2|
    |icmp_ln391_fu_345_p2                 |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln64_fu_398_p2                  |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln879_1_fu_327_p2               |   icmp   |      0|  0|    9|           3|           2|
    |icmp_ln879_2_fu_360_p2               |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln879_3_fu_332_p2               |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln879_4_fu_365_p2               |   icmp   |      0|  0|    9|           3|           2|
    |icmp_ln879_fu_301_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln887_1_fu_418_p2               |   icmp   |      0|  0|   50|         128|         128|
    |icmp_ln887_fu_490_p2                 |   icmp   |      0|  0|   50|         128|         128|
    |icmp_ln899_fu_314_p2                 |   icmp   |      0|  0|    9|           3|           2|
    |is_sender_fu_291_p2                  |   icmp   |      0|  0|   13|          16|           1|
    |out_V_data_V_1_state_cmp_full        |   icmp   |      0|  0|    8|           2|           1|
    |out_V_dest_V_1_state_cmp_full        |   icmp   |      0|  0|    8|           2|           1|
    |out_V_id_V_1_state_cmp_full          |   icmp   |      0|  0|    8|           2|           1|
    |timeStep_V_1_state_cmp_full          |   icmp   |      0|  0|    8|           2|           1|
    |ap_block_state1053_io                |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1054_io                |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_io                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state527_io                 |    or    |      0|  0|    2|           1|           1|
    |ap_block_state528                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state528_io                 |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1100_read_state2      |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1107_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1108_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1115_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1118_write_state2     |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1690_write_state528   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1693_write_state528   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1698_write_state528   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_op1701_write_state528   |    or    |      0|  0|    2|           1|           1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0| 1614|        1658|        1335|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+------+-----------+-----+-----------+
    |           Name          |  LUT | Input Size| Bits| Total Bits|
    +-------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                |  2193|       1056|    1|       1056|
    |data3_data_V_1_reg_227   |     9|          2|  512|       1024|
    |data3_data_V_reg_250     |     9|          2|  512|       1024|
    |in_r_TDATA_blk_n         |     9|          2|    1|          2|
    |out_V_data_V_1_data_in   |   121|         26|  512|      13312|
    |out_V_data_V_1_data_out  |     9|          2|  512|       1024|
    |out_V_data_V_1_state     |    15|          3|    2|          6|
    |out_V_dest_V_1_data_in   |    33|          6|    8|         48|
    |out_V_dest_V_1_data_out  |     9|          2|    8|         16|
    |out_V_dest_V_1_state     |    15|          3|    2|          6|
    |out_V_id_V_1_data_in     |    15|          3|    8|         24|
    |out_V_id_V_1_data_out    |     9|          2|    8|         16|
    |out_V_id_V_1_state       |    15|          3|    2|          6|
    |out_V_keep_V_1_state     |    15|          3|    2|          6|
    |out_V_last_V_1_state     |    15|          3|    2|          6|
    |out_V_user_V_1_state     |    15|          3|    2|          6|
    |out_r_TDATA_blk_n        |     9|          2|    1|          2|
    |t_V_1_reg_261            |     9|          2|  128|        256|
    |t_V_2_reg_238            |     9|          2|  128|        256|
    |timeStep_V_1_data_out    |     9|          2|   16|         32|
    |timeStep_V_1_state       |    15|          3|    2|          6|
    |timeStep_V_TDATA_blk_n   |     9|          2|    1|          2|
    |time_step_V              |    27|          5|    3|         15|
    +-------------------------+------+-----------+-----+-----------+
    |Total                    |  2593|       1139| 2373|      18151|
    +-------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |ap_CS_fsm                 |  1055|   0|  1055|          0|
    |base_V                    |     4|   0|     6|          2|
    |base_V_load_reg_604       |     4|   0|     6|          2|
    |big_mult_V_6_reg_713      |     4|   0|   512|        508|
    |big_mult_V_7_reg_744      |   512|   0|   512|          0|
    |big_mult_V_8_reg_681      |   512|   0|   512|          0|
    |data3_data_V_1_reg_227    |   512|   0|   512|          0|
    |data3_data_V_reg_250      |   512|   0|   512|          0|
    |data5_data_V_1_reg_645    |     3|   0|   512|        509|
    |data5_data_V_reg_706      |     3|   0|   512|        509|
    |datapk_data_V_reg_626     |   128|   0|   512|        384|
    |icmp_ln364_reg_755        |     1|   0|     1|          0|
    |icmp_ln391_reg_622        |     1|   0|     1|          0|
    |icmp_ln536_reg_692        |     1|   0|     1|          0|
    |icmp_ln64_reg_641         |     1|   0|     1|          0|
    |icmp_ln879_1_reg_610      |     1|   0|     1|          0|
    |icmp_ln879_2_reg_633      |     1|   0|     1|          0|
    |icmp_ln879_3_reg_614      |     1|   0|     1|          0|
    |icmp_ln879_4_reg_637      |     1|   0|     1|          0|
    |icmp_ln879_reg_580        |     1|   0|     1|          0|
    |icmp_ln899_reg_594        |     1|   0|     1|          0|
    |is_sender_reg_572         |     1|   0|     1|          0|
    |modulus_V                 |     3|   0|     4|          1|
    |modulus_V_load_reg_598    |     3|   0|     4|          1|
    |out_V_data_V_1_payload_A  |   512|   0|   512|          0|
    |out_V_data_V_1_payload_B  |   512|   0|   512|          0|
    |out_V_data_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_data_V_1_sel_wr     |     1|   0|     1|          0|
    |out_V_data_V_1_state      |     2|   0|     2|          0|
    |out_V_dest_V_1_payload_A  |     8|   0|     8|          0|
    |out_V_dest_V_1_payload_B  |     8|   0|     8|          0|
    |out_V_dest_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_dest_V_1_sel_wr     |     1|   0|     1|          0|
    |out_V_dest_V_1_state      |     2|   0|     2|          0|
    |out_V_id_V_1_payload_A    |     8|   0|     8|          0|
    |out_V_id_V_1_payload_B    |     8|   0|     8|          0|
    |out_V_id_V_1_sel_rd       |     1|   0|     1|          0|
    |out_V_id_V_1_sel_wr       |     1|   0|     1|          0|
    |out_V_id_V_1_state        |     2|   0|     2|          0|
    |out_V_keep_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_keep_V_1_state      |     2|   0|     2|          0|
    |out_V_last_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_last_V_1_state      |     2|   0|     2|          0|
    |out_V_user_V_1_sel_rd     |     1|   0|     1|          0|
    |out_V_user_V_1_state      |     2|   0|     2|          0|
    |out_data_value_V_reg_749  |   128|   0|   128|          0|
    |secret_V                  |    17|   0|    17|          0|
    |sext_ln887_reg_584        |   128|   0|   128|          0|
    |t_V_1_reg_261             |   128|   0|   128|          0|
    |t_V_2_reg_238             |   128|   0|   128|          0|
    |timeStep_V_1_payload_A    |    16|   0|    16|          0|
    |timeStep_V_1_payload_B    |    16|   0|    16|          0|
    |timeStep_V_1_sel_rd       |     1|   0|     1|          0|
    |timeStep_V_1_sel_wr       |     1|   0|     1|          0|
    |timeStep_V_1_state        |     2|   0|     2|          0|
    |time_step_V               |     3|   0|     5|          2|
    |tmp_1_reg_618             |     1|   0|     1|          0|
    |tmp_reg_590               |     1|   0|     1|          0|
    |trans_done                |     1|   0|     1|          0|
    |trans_done_load_reg_576   |     1|   0|     1|          0|
    |trunc_ln209_reg_686       |   128|   0|   128|          0|
    |trunc_ln428_reg_556       |     3|   0|     3|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  5046|   0|  6964|       1918|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none | key_core_one | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none | key_core_one | return value |
|id                 |  in |   16|    ap_none   |      id      |    scalar    |
|in_r_TDATA         |  in |  512|     axis     |  in_V_data_V |    pointer   |
|in_r_TVALID        |  in |    1|     axis     |  in_V_keep_V |    pointer   |
|in_r_TREADY        | out |    1|     axis     |  in_V_keep_V |    pointer   |
|in_r_TKEEP         |  in |   64|     axis     |  in_V_keep_V |    pointer   |
|in_r_TDEST         |  in |    8|     axis     |  in_V_dest_V |    pointer   |
|in_r_TLAST         |  in |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TID           |  in |    8|     axis     |   in_V_id_V  |    pointer   |
|in_r_TUSER         |  in |   16|     axis     |  in_V_user_V |    pointer   |
|out_r_TDATA        | out |  512|     axis     | out_V_data_V |    pointer   |
|out_r_TREADY       |  in |    1|     axis     | out_V_data_V |    pointer   |
|out_r_TVALID       | out |    1|     axis     | out_V_keep_V |    pointer   |
|out_r_TKEEP        | out |   64|     axis     | out_V_keep_V |    pointer   |
|out_r_TDEST        | out |    8|     axis     | out_V_dest_V |    pointer   |
|out_r_TLAST        | out |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TID          | out |    8|     axis     |  out_V_id_V  |    pointer   |
|out_r_TUSER        | out |   16|     axis     | out_V_user_V |    pointer   |
|timeStep_V_TDATA   | out |   16|     axis     |  timeStep_V  |    pointer   |
|timeStep_V_TVALID  | out |    1|     axis     |  timeStep_V  |    pointer   |
|timeStep_V_TREADY  |  in |    1|     axis     |  timeStep_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

