{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551899630671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551899630671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 14:13:50 2019 " "Processing started: Wed Mar 06 14:13:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551899630671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551899630671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551899630671 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1551899631421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x32_SRAM " "Found entity 1: Arena_16x32_SRAM" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899631562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899631562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram_with_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram_with_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM_with_Decoder " "Found entity 1: Arena_16x4_SRAM_with_Decoder" {  } { { "Arena_16x4_SRAM_with_Decoder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899631562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899631562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4to16Decoder-Arena_Arch_4to16Decoder " "Found design unit 1: Arena_4to16Decoder-Arena_Arch_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4to16Decoder " "Found entity 1: Arena_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM " "Found entity 1: Arena_16x4_SRAM" {  } { { "Arena_16x4_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRAM " "Found entity 1: Arena_SRAM" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control_SRLatch " "Found entity 1: Arena_Control_SRLatch" {  } { { "../Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRLatch " "Found entity 1: Arena_SRLatch" {  } { { "../Arena_SRLatch/Arena_SRLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_DLatch " "Found entity 1: Arena_DLatch" {  } { { "../Arena_DLatch/Arena_DLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x1_SRAM " "Found entity 1: Arena_16x1_SRAM" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_3to8Decoder " "Found entity 1: Arena_3to8Decoder" {  } { { "../Arena_4to16Decoder/Arena_3to8Decoder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex " "Found design unit 1: Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Dec_To_Hex " "Found entity 1: Arena_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32BitDivider-Arena_Arch_32BitDivider " "Found design unit 1: Arena_32BitDivider-Arena_Arch_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32BitDivider " "Found entity 1: Arena_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551899632343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_16x32_SRAM " "Elaborating entity \"Arena_16x32_SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551899632421 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 304 383 400 391 "Arena_OUT\[0\]" "" } { 328 376 400 328 "" "" } { 304 660 680 404 "Arena_OUT\[1\]" "" } { 328 400 680 328 "" "" } { 328 680 960 328 "" "" } { 304 943 960 391 "Arena_OUT\[2\]" "" } { 304 1239 1256 399 "Arena_OUT\[3\]" "" } { 328 9984 9984 400 "" "" } { 328 960 1256 328 "" "" } { 328 1256 1536 328 "" "" } { 304 1519 1536 391 "Arena_OUT\[4\]" "" } { 304 1823 1840 391 "Arena_OUT\[5\]" "" } { 328 1536 1840 328 "" "" } { 328 1840 2136 328 "" "" } { 312 2119 2136 399 "Arena_OUT\[6\]" "" } { 312 2423 2440 407 "Arena_OUT\[7\]" "" } { 328 2136 2440 328 "" "" } { 328 2440 2728 328 "" "" } { 312 2711 2728 399 "Arena_OUT\[8\]" "" } { 328 2728 3032 328 "" "" } { 312 3007 3032 399 "Arena_OUT\[9\]" "" } { 312 3319 3336 400 "Arena_OUT\[10\]" "" } { 328 3032 3336 328 "" "" } { 328 3336 3640 328 "" "" } { 312 3623 3640 400 "Arena_OUT\[11\]" "" } { 328 3640 3952 328 "" "" } { 312 3927 3952 400 "Arena_OUT\[12\]" "" } { 328 3952 4256 328 "" "" } { 312 4239 4256 400 "Arena_OUT\[13\]" "" } { 328 4256 4544 328 "" "" } { 312 4527 4544 400 "Arena_OUT\[14\]" "" } { 328 4544 4848 328 "" "" } { 312 4824 4848 401 "Arena_OUT\[15\]" "" } { 328 4848 5176 328 "" "" } { 312 5151 5176 400 "Arena_OUT\[16\]" "" } { 328 5176 5472 328 "" "" } { 312 5455 5472 400 "Arena_OUT\[17\]" "" } { 328 5472 5760 328 "" "" } { 312 5743 5760 400 "Arena_OUT\[18\]" "" } { 328 5760 6064 328 "" "" } { 312 6047 6064 400 "Arena_OUT\[19\]" "" } { 328 6064 6368 328 "" "" } { 312 6351 6368 400 "Arena_OUT\[20\]" "" } { 328 6368 6656 328 "" "" } { 312 6639 6656 400 "Arena_OUT\[21\]" "" } { 328 6656 6952 328 "" "" } { 312 6927 6952 400 "Arena_OUT\[22\]" "" } { 328 6952 7256 328 "" "" } { 312 7239 7256 400 "Arena_OUT\[23\]" "" } { 328 7256 7568 328 "" "" } { 312 7551 7568 400 "Arena_OUT\[24\]" "" } { 328 7568 7864 328 "" "" } { 312 7847 7864 392 "Arena_OUT\[25\]" "" } { 328 7864 8160 328 "" "" } { 312 8135 8160 400 "Arena_OUT\[26\]" "" } { 328 8160 8464 328 "" "" } { 312 8440 8464 401 "Arena_OUT\[27\]" "" } { 328 8464 8808 328 "" "" } { 312 8791 8808 400 "Arena_OUT\[28\]" "" } { 328 8808 9112 328 "" "" } { 312 9087 9112 400 "Arena_OUT\[29\]" "" } { 328 9112 9400 328 "" "" } { 312 9383 9400 400 "Arena_OUT\[30\]" "" } { 328 9400 9704 328 "" "" } { 328 9704 9984 328 "" "" } { 312 9688 9704 409 "Arena_OUT\[31\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1551899632437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_16x1_SRAM Arena_16x1_SRAM:inst11 " "Elaborating entity \"Arena_16x1_SRAM\" for hierarchy \"Arena_16x1_SRAM:inst11\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst11" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 120 168 384 216 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899632437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_SRAM Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2 " "Elaborating entity \"Arena_SRAM\" for hierarchy \"Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\"" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "inst2" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { { -1664 288 528 -1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899632437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DLatch Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\|Arena_DLatch:DLatch1 " "Elaborating entity \"Arena_DLatch\" for hierarchy \"Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\|Arena_DLatch:DLatch1\"" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "DLatch1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 280 512 696 376 "DLatch1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899632453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32BitDivider Arena_32BitDivider:inst " "Elaborating entity \"Arena_32BitDivider\" for hierarchy \"Arena_32BitDivider:inst\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { -240 -208 56 -128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899632609 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet2 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet2\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet3 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet3\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551899632609 "|Arena_32BitDivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_4to16Decoder Arena_4to16Decoder:inst10 " "Elaborating entity \"Arena_4to16Decoder\" for hierarchy \"Arena_4to16Decoder:inst10\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst10" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 8 -120 112 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551899632624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551899641921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899641921 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_WE " "No output dependent on input pin \"Arena_WE\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 224 -168 8 240 "Arena_WE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899641983 "|Arena_16x32_SRAM|Arena_WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[2\] " "No output dependent on input pin \"Arena_Address\[2\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899641983 "|Arena_16x32_SRAM|Arena_Address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[3\] " "No output dependent on input pin \"Arena_Address\[3\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899641983 "|Arena_16x32_SRAM|Arena_Address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[0\] " "No output dependent on input pin \"Arena_Address\[0\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899641983 "|Arena_16x32_SRAM|Arena_Address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_Address\[1\] " "No output dependent on input pin \"Arena_Address\[1\]\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 40 -208 -192 216 "Arena_Address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551899641983 "|Arena_16x32_SRAM|Arena_Address[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551899641983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551899641983 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551899641983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551899641983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551899641983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551899642015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 14:14:02 2019 " "Processing ended: Wed Mar 06 14:14:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551899642015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551899642015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551899642015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551899642015 ""}
