--------------------------------------------------------------------------------
Release 14.6 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.6/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23462 paths analyzed, 952 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.339ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_2 (SLICE_X92Y42.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.610 - 0.620)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X86Y51.A3      net (fanout=18)       0.809   ctrl/gen_sync/y<5>
    SLICE_X86Y51.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_xor<4>11
    SLICE_X72Y56.A5      net (fanout=66)       1.741   mips_disp/read_addr<4>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (1.762ns logic, 6.532ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.269ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.610 - 0.620)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_6 to ctrl/make_chip_data/pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.CQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_6
    SLICE_X87Y53.A2      net (fanout=17)       1.449   ctrl/gen_sync/y<6>
    SLICE_X87Y53.A       Tilo                  0.094   write_ctrl13
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X72Y56.A6      net (fanout=66)       1.076   mips_disp/read_addr<5>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      8.269ns (1.762ns logic, 6.507ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_8 (FF)
  Destination:          ctrl/make_chip_data/pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.254ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.610 - 0.609)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_8 to ctrl/make_chip_data/pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y46.AQ      Tcko                  0.471   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_8
    SLICE_X86Y51.D3      net (fanout=14)       0.855   ctrl/gen_sync/x<8>
    SLICE_X86Y51.D       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X72Y56.A4      net (fanout=66)       1.634   mips_disp/Madd_read_addr_lut<3>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.547   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      8.254ns (1.783ns logic, 6.471ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_3 (SLICE_X92Y42.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.610 - 0.620)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X86Y51.A3      net (fanout=18)       0.809   ctrl/gen_sync/y<5>
    SLICE_X86Y51.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_xor<4>11
    SLICE_X72Y56.A5      net (fanout=66)       1.741   mips_disp/read_addr<4>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.545   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      8.292ns (1.760ns logic, 6.532ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.610 - 0.620)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_6 to ctrl/make_chip_data/pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.CQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_6
    SLICE_X87Y53.A2      net (fanout=17)       1.449   ctrl/gen_sync/y<6>
    SLICE_X87Y53.A       Tilo                  0.094   write_ctrl13
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X72Y56.A6      net (fanout=66)       1.076   mips_disp/read_addr<5>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.545   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      8.267ns (1.760ns logic, 6.507ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_8 (FF)
  Destination:          ctrl/make_chip_data/pixel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.610 - 0.609)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_8 to ctrl/make_chip_data/pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y46.AQ      Tcko                  0.471   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_8
    SLICE_X86Y51.D3      net (fanout=14)       0.855   ctrl/gen_sync/x<8>
    SLICE_X86Y51.D       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X72Y56.A4      net (fanout=66)       1.634   mips_disp/Madd_read_addr_lut<3>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.545   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (1.781ns logic, 6.471ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_1 (SLICE_X92Y42.SR), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_5 (FF)
  Destination:          ctrl/make_chip_data/pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.291ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.610 - 0.620)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_5 to ctrl/make_chip_data/pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.BQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_5
    SLICE_X86Y51.A3      net (fanout=18)       0.809   ctrl/gen_sync/y<5>
    SLICE_X86Y51.A       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_xor<4>11
    SLICE_X72Y56.A5      net (fanout=66)       1.741   mips_disp/read_addr<4>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.544   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      8.291ns (1.759ns logic, 6.532ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/y_6 (FF)
  Destination:          ctrl/make_chip_data/pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.610 - 0.620)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/y_6 to ctrl/make_chip_data/pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.CQ      Tcko                  0.450   ctrl/gen_sync/y<7>
                                                       ctrl/gen_sync/y_6
    SLICE_X87Y53.A2      net (fanout=17)       1.449   ctrl/gen_sync/y<6>
    SLICE_X87Y53.A       Tilo                  0.094   write_ctrl13
                                                       mips_disp/Madd_read_addr_xor<5>11
    SLICE_X72Y56.A6      net (fanout=66)       1.076   mips_disp/read_addr<5>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.544   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      8.266ns (1.759ns logic, 6.507ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_8 (FF)
  Destination:          ctrl/make_chip_data/pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.251ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.610 - 0.609)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_8 to ctrl/make_chip_data/pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y46.AQ      Tcko                  0.471   ctrl/gen_sync/x<10>
                                                       ctrl/gen_sync/x_8
    SLICE_X86Y51.D3      net (fanout=14)       0.855   ctrl/gen_sync/x<8>
    SLICE_X86Y51.D       Tilo                  0.094   mips_disp/Madd_read_addr_lut<3>
                                                       mips_disp/Madd_read_addr_lut<3>1
    SLICE_X72Y56.A4      net (fanout=66)       1.634   mips_disp/Madd_read_addr_lut<3>
    SLICE_X72Y56.A       Tilo                  0.094   N63
                                                       mips_disp/Mram_block_colors5_RAMA
    SLICE_X77Y56.A1      net (fanout=1)        1.002   N61
    SLICE_X77Y56.A       Tilo                  0.094   inst_LPM_MUX1_91
                                                       inst_LPM_MUX_91
    SLICE_X82Y52.D1      net (fanout=1)        1.081   inst_LPM_MUX_91
    SLICE_X82Y52.CMUX    Topdc                 0.389   inst_LPM_MUX_10
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X88Y48.C2      net (fanout=1)        0.989   vga_rgb<0>
    SLICE_X88Y48.C       Tilo                  0.094   N522
                                                       _AUX_1<0>2
    SLICE_X92Y42.SR      net (fanout=2)        0.910   N261
    SLICE_X92Y42.CLK     Tsrck                 0.544   ctrl/make_chip_data/pixel<3>
                                                       ctrl/make_chip_data/pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      8.251ns (1.780ns logic, 6.471ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_0 (SLICE_X26Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/state_1 (FF)
  Destination:          i2c_controller/sda_shift_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.423 - 1.326)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/state_1 to i2c_controller/sda_shift_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.BQ      Tcko                  0.414   i2c_controller/state<3>
                                                       i2c_controller/state_1
    SLICE_X26Y79.A6      net (fanout=17)       0.321   i2c_controller/state<1>
    SLICE_X26Y79.CLK     Tah         (-Th)     0.197   i2c_controller/sda_shift<2>
                                                       i2c_controller/sda_shift_mux0000<27>1
                                                       i2c_controller/sda_shift_0
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.217ns logic, 0.321ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_8 (SLICE_X26Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/packet_index_1 (FF)
  Destination:          i2c_controller/sda_shift_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (1.423 - 1.299)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/packet_index_1 to i2c_controller/sda_shift_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y81.BQ      Tcko                  0.414   i2c_controller/packet_index<2>
                                                       i2c_controller/packet_index_1
    SLICE_X26Y79.B6      net (fanout=29)       0.356   i2c_controller/packet_index<1>
    SLICE_X26Y79.CLK     Tah         (-Th)     0.196   i2c_controller/sda_shift<2>
                                                       i2c_controller/sda_shift_mux0000<19>1
                                                       i2c_controller/sda_shift_8
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.218ns logic, 0.356ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point i2c_controller/sda_shift_3 (SLICE_X27Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_controller/packet_index_1 (FF)
  Destination:          i2c_controller/sda_shift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.396 - 1.299)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_controller/packet_index_1 to i2c_controller/sda_shift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y81.BQ      Tcko                  0.414   i2c_controller/packet_index<2>
                                                       i2c_controller/packet_index_1
    SLICE_X27Y79.A6      net (fanout=29)       0.340   i2c_controller/packet_index<1>
    SLICE_X27Y79.CLK     Tah         (-Th)     0.197   i2c_controller/sda_shift<6>
                                                       i2c_controller/sda_shift_mux0000<24>1
                                                       i2c_controller/sda_shift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.217ns logic, 0.340ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: trap_button_unit/sync/ff3/q<0>/CLK
  Logical resource: trap_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X56Y50.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: trap_button_unit/sync/ff3/q<0>/CLK
  Logical resource: trap_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X56Y50.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: step_button_unit/sync/ff3/q<0>/CLK
  Logical resource: step_button_unit/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X60Y54.CLK
  Clock network: clk_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.339|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23462 paths, 0 nets, and 1531 connections

Design statistics:
   Minimum period:   8.339ns{1}   (Maximum frequency: 119.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 24 19:14:57 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 313 MB



