Fitter report for CPEN391_Project
Mon Apr 12 07:41:39 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Mon Apr 12 07:41:39 2021           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; CPEN391_Project                                 ;
; Top-level Entity Name           ; MyComputer_Verilog                              ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,404 / 32,070 ( 20 % )                         ;
; Total registers                 ; 8226                                            ;
; Total pins                      ; 338 / 457 ( 74 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 3,183,408 / 4,065,280 ( 78 % )                  ;
; Total RAM Blocks                ; 397 / 397 ( 100 % )                             ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.5%      ;
;     Processor 3            ;   7.2%      ;
;     Processor 4            ;   7.0%      ;
;     Processor 5            ;   6.3%      ;
;     Processor 6            ;   6.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Blank_L                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex4_5|data_out[0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex4_5|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[4]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[8]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[9]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[15]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|write_data[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|force_reload                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|force_reload~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[7]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[22]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[25]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[26]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[27]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[28]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_register[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_register[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_register[3]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[3]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[6]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[14]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|av_waitrequest                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|av_waitrequest                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|t_dav                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|edge_capture[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|edge_capture[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[29]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[29]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[37]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[37]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[41]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[41]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_cs_n~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.010                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.011                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000100000~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|packet_in_progress                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|packet_in_progress                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|saved_grant[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010|saved_grant[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011|packet_in_progress                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem[0][117]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|mem[0][132]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|mem[0][132]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|mem[0][7]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|mem[0][22]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem[0][81]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][100]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bit_flipper_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bit_flipper_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[19]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[10]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|data_reg[12]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[14]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[15]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[16]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[20]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[20]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[22]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[24]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[3]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[11]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[12]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[13]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[14]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[15]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[16]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_AddressOut[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_AddressOut[14]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_AddressOut[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_AddressOut[17]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[3]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|address_reg_b[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[2]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[4]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[8]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Column_out_sig[9]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[8]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Row_out_sig[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[3]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U35a|rQ0                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U35a|rQ0~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U36a|jkR                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U36a|jkR~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U22|iQ                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U22|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U34|iQ                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U34|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u20|Q[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u20|Q[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|D_RDY                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|D_RDY~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Frame_ER                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Frame_ER~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.shift_data                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.shift_data~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U15|iQ                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U15|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u24|Q[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u24|Q[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u24|Q[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u24|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u25|Q[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u25|Q[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|D_RDY                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|D_RDY~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Frame_ER                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Frame_ER~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_parity                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_parity~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.shift_data                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.shift_data~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_stop_bit2~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[9]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U32c|Q0                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U32c|Q0~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U28c|iQ                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U28c|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u21|Q[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u21|Q[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u24|Q[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u24|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u25|Q[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u25|Q[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.idle                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.idle                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[6]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1|Q[7]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2|Q[6]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U28a|Q0                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U28a|Q0~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det_XCD:U36a|jkR                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det_XCD:U36a|jkR~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_RS[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U16|iQ                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U16|iQ~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u21|Q[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u21|Q[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24|Q[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25|Q[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25|Q[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25|Q[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25|Q[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_start_bit~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.R_stop_bit~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.idle                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e|iQ~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.idle                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_start_bit                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state.s_start_bit~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE                                          ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                               ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; ADC_CS_N                  ; PIN_AJ4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DIN                   ; PIN_AK4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DOUT                  ; PIN_AK3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_SCLK                  ; PIN_AK2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCDAT                ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCLRCK               ; PIN_K8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_BCLK                  ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACDAT                ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACLRCK               ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_XCK                   ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; FAN_CTRL                  ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK             ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT             ; PIN_K12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_RXD                  ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_TXD                  ; PIN_AB30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                   ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                  ; PIN_AD9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                   ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                  ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                  ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                ; PIN_B2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                     ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                ; PIN_F6        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                     ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_CLK                ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[0]            ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[1]            ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[2]            ; PIN_AJ2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[3]            ; PIN_AJ1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[4]            ; PIN_AH2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[5]            ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[6]            ; PIN_AG2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[7]            ; PIN_AG1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_EMPTY                 ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_FULL                  ; PIN_AG5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_OE_N                  ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RD_N                  ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RESET_N               ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SCL                   ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SDA                   ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_WR_N                  ; PIN_AH5       ; QSF Assignment             ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[0]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[10]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[11]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[12]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[13]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[14]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[15]~reg0          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[1]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[2]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[3]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[4]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[5]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[6]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[7]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[8]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPEN391_Computer_SDRAM                      ;              ; za_data[9]~reg0           ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[0]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[10]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[11]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[12]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[13]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[14]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[15]                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[1]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[2]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[3]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[4]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[5]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[6]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[7]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[8]                 ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPEN391_Computer_SDRAM                      ;              ; m_data[9]                 ; ON            ; Compiler or HDL Assignment ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_CS_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_DIN                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_DOUT                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; ADC_SCLK                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_ADCDAT                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_ADCLRCK               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_BCLK                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_DACDAT                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_DACLRCK               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; AUD_XCK                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; FAN_CTRL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; FPGA_I2C_SCLK             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; FPGA_I2C_SDAT             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; HPS_LTC_GPIO              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; IRDA_RXD                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; IRDA_TXD                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_CLK                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_CLK2                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_DAT                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; PS2_DAT2                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_CLK27                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[0]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[1]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[2]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[3]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[4]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[5]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[6]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_DATA[7]                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_HS                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_RESET_N                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; TD_VS                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_CLK                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[0]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[1]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[2]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[3]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[4]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[5]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[6]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_B2_DATA[7]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_EMPTY                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_FULL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_OE_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_RD_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_RESET_N               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_SCL                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_SDA                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; MyComputer_Verilog                          ;              ; USB_WR_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19419 ) ; 0.00 % ( 0 / 19419 )       ; 0.00 % ( 0 / 19419 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19419 ) ; 0.00 % ( 0 / 19419 )       ; 0.00 % ( 0 / 19419 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                              ;
+--------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                       ;
; CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ;
; sld_hub:auto_hub                                 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                      ;
; hard_block:auto_generated_inst                   ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                        ;
+--------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                       ;
+--------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                   ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                              ; 0.00 % ( 0 / 18277 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 845 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                                 ; 0.00 % ( 0 / 259 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                   ; 0.00 % ( 0 / 38 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,404 / 32,070        ; 20 %  ;
; ALMs needed [=A-B+C]                                        ; 6,404                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,079 / 32,070        ; 22 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,494                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,349                 ;       ;
;         [c] ALMs used for registers                         ; 1,166                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 70                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 725 / 32,070          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 50 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ;       ;
;         [c] Due to LAB input limits                         ; 45                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 987 / 3,207           ; 31 %  ;
;     -- Logic LABs                                           ; 980                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 7                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,986                 ;       ;
;     -- 7 input functions                                    ; 88                    ;       ;
;     -- 6 input functions                                    ; 1,935                 ;       ;
;     -- 5 input functions                                    ; 1,705                 ;       ;
;     -- 4 input functions                                    ; 2,489                 ;       ;
;     -- <=3 input functions                                  ; 3,769                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,279                 ;       ;
; Memory ALUT usage                                           ; 65                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 65                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,930                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,318 / 64,140        ; 11 %  ;
;         -- Secondary logic registers                        ; 612 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,346                 ;       ;
;         -- Routing optimization registers                   ; 584                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 338 / 457             ; 74 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 296                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 397 / 397             ; 100 % ;
; Total MLAB memory bits                                      ; 1,040                 ;       ;
; Total block memory bits                                     ; 3,183,408 / 4,065,280 ; 78 %  ;
; Total block memory implementation bits                      ; 4,065,280 / 4,065,280 ; 100 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 6 / 16                ; 38 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 11.0% / 10.5% / 12.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 34.6% / 32.9% / 41.2% ;       ;
; Maximum fan-out                                             ; 6311                  ;       ;
; Highest non-global fan-out                                  ; 6311                  ;       ;
; Total fan-out                                               ; 87237                 ;       ;
; Average fan-out                                             ; 4.11                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                     ;
+-------------------------------------------------------------+-----------------------+--------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; CPEN391_Computer_ARM_A9_HPS_hps_io_border:border ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6309 / 32070 ( 20 % ) ; 0 / 32070 ( 0 % )                                ; 96 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6309                  ; 0                                                ; 96                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6970 / 32070 ( 22 % ) ; 0 / 32070 ( 0 % )                                ; 109 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2462                  ; 0                                                ; 32                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3291                  ; 0                                                ; 58                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1147                  ; 0                                                ; 19                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 70                    ; 0                                                ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 711 / 32070 ( 2 % )   ; 0 / 32070 ( 0 % )                                ; 13 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 50 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                                ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                                ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ; 0                                                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 45                    ; 0                                                ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                                ; 0                     ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                              ; Low                   ; Low                            ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 976 / 3207 ( 30 % )   ; 0 / 3207 ( 0 % )                                 ; 15 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 969                   ; 0                                                ; 15                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 7                     ; 0                                                ; 0                     ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 9893                  ; 0                                                ; 158                   ; 0                              ;
;     -- 7 input functions                                    ; 87                    ; 0                                                ; 1                     ; 0                              ;
;     -- 6 input functions                                    ; 1898                  ; 0                                                ; 37                    ; 0                              ;
;     -- 5 input functions                                    ; 1674                  ; 0                                                ; 31                    ; 0                              ;
;     -- 4 input functions                                    ; 2470                  ; 0                                                ; 19                    ; 0                              ;
;     -- <=3 input functions                                  ; 3699                  ; 0                                                ; 70                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1271                  ; 0                                                ; 8                     ; 0                              ;
; Memory ALUT usage                                           ; 65                    ; 0                                                ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                                ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 65                    ; 0                                                ; 0                     ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                                ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                                  ;                       ;                                ;
;         -- Primary logic registers                          ; 7217 / 64140 ( 11 % ) ; 0 / 64140 ( 0 % )                                ; 101 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 608 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                                ; 4 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                                  ;                       ;                                ;
;         -- Design implementation registers                  ; 7245                  ; 0                                                ; 101                   ; 0                              ;
;         -- Routing optimization registers                   ; 580                   ; 0                                                ; 4                     ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 258                   ; 77                                               ; 0                     ; 3                              ;
; I/O registers                                               ; 120                   ; 176                                              ; 0                     ; 0                              ;
; Total block memory bits                                     ; 3183408               ; 0                                                ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 4065280               ; 0                                                ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 397 / 397 ( 100 % )   ; 0 / 397 ( 0 % )                                  ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                                  ; 0 / 116 ( 0 % )       ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                              ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 32 / 400 ( 8 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 38 / 400 ( 9 % )      ; 66 / 400 ( 16 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 40 / 425 ( 9 % )                                 ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                                   ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                               ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                                  ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                                  ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                                ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                    ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                    ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                                   ; 0 / 54 ( 0 % )        ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                    ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                    ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                  ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Connections                                                 ;                       ;                                                  ;                       ;                                ;
;     -- Input Connections                                    ; 11649                 ; 82                                               ; 171                   ; 298                            ;
;     -- Registered Input Connections                         ; 8051                  ; 0                                                ; 113                   ; 0                              ;
;     -- Output Connections                                   ; 418                   ; 109                                              ; 620                   ; 11053                          ;
;     -- Registered Output Connections                        ; 64                    ; 0                                                ; 620                   ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Internal Connections                                        ;                       ;                                                  ;                       ;                                ;
;     -- Total Connections                                    ; 97462                 ; 5235                                             ; 1598                  ; 11446                          ;
;     -- Registered Connections                               ; 51999                 ; 100                                              ; 1268                  ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; External Connections                                        ;                       ;                                                  ;                       ;                                ;
;     -- Top                                                  ; 178                   ; 51                                               ; 635                   ; 11203                          ;
;     -- CPEN391_Computer_ARM_A9_HPS_hps_io_border:border     ; 51                    ; 140                                              ; 0                     ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 635                   ; 0                                                ; 8                     ; 148                            ;
;     -- hard_block:auto_generated_inst                       ; 11203                 ; 0                                                ; 148                   ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Partition Interface                                         ;                       ;                                                  ;                       ;                                ;
;     -- Input Ports                                          ; 103                   ; 12                                               ; 116                   ; 302                            ;
;     -- Output Ports                                         ; 162                   ; 46                                               ; 133                   ; 379                            ;
;     -- Bidir Ports                                          ; 159                   ; 70                                               ; 0                     ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Registered Ports                                            ;                       ;                                                  ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                                ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                                ; 81                    ; 0                              ;
;                                                             ;                       ;                                                  ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                                  ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                                ; 10                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                                ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                                ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                                ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                                ; 92                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                                ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                                ; 97                    ; 30                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                                ; 94                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2283                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                              ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; C18   ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 8 / 12 ( 67 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 30 / 80 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; HPS_GPIO[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_GPIO[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                     ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; VGA_BLANK_N         ; Missing slew rate                    ;
; VGA_CLK             ; Missing slew rate                    ;
; VGA_HS              ; Missing slew rate                    ;
; VGA_VS              ; Missing slew rate                    ;
; VGA_B[0]            ; Missing slew rate                    ;
; VGA_B[1]            ; Missing slew rate                    ;
; VGA_B[2]            ; Missing slew rate                    ;
; VGA_B[3]            ; Missing slew rate                    ;
; VGA_B[4]            ; Missing slew rate                    ;
; VGA_B[5]            ; Missing slew rate                    ;
; VGA_B[6]            ; Missing slew rate                    ;
; VGA_B[7]            ; Missing slew rate                    ;
; VGA_G[0]            ; Missing slew rate                    ;
; VGA_G[1]            ; Missing slew rate                    ;
; VGA_G[2]            ; Missing slew rate                    ;
; VGA_G[3]            ; Missing slew rate                    ;
; VGA_G[4]            ; Missing slew rate                    ;
; VGA_G[5]            ; Missing slew rate                    ;
; VGA_G[6]            ; Missing slew rate                    ;
; VGA_G[7]            ; Missing slew rate                    ;
; VGA_R[0]            ; Missing slew rate                    ;
; VGA_R[1]            ; Missing slew rate                    ;
; VGA_R[2]            ; Missing slew rate                    ;
; VGA_R[3]            ; Missing slew rate                    ;
; VGA_R[4]            ; Missing slew rate                    ;
; VGA_R[5]            ; Missing slew rate                    ;
; VGA_R[6]            ; Missing slew rate                    ;
; VGA_R[7]            ; Missing slew rate                    ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing slew rate                    ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_GPIO[0]         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]         ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                    ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                     ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                           ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                           ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                           ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                                                                                   ; 12                         ;
;     -- N Counter                                                                                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                          ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                     ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                          ;                            ;
;         -- Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                              ; 30.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                              ; Off                        ;
;             -- Duty Cycle                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                           ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                                                                                      ; 1                          ;
;                                                                                                                                                                                    ;                            ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                      ;                            ;
;     -- PLL Type                                                                                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                     ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                           ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                           ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                           ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                                                                                   ; 20                         ;
;     -- N Counter                                                                                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                          ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                     ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                          ;                            ;
;         -- CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER       ;                            ;
;             -- Output Clock Frequency                                                                                                                                              ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                              ; Off                        ;
;             -- Duty Cycle                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                           ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                                                                                      ; 1                          ;
;         -- CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER       ;                            ;
;             -- Output Clock Frequency                                                                                                                                              ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                              ; Off                        ;
;             -- Duty Cycle                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                         ; 306.000000 degrees         ;
;             -- C Counter                                                                                                                                                           ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                               ; 4                          ;
;             -- C Counter PRST                                                                                                                                                      ; 9                          ;
;                                                                                                                                                                                    ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+
; |MyComputer_Verilog                                                                                                                     ; 6404.0 (20.1)        ; 7077.5 (21.8)                    ; 723.5 (1.8)                                       ; 50.0 (0.1)                       ; 70.0 (0.0)           ; 9986 (38)           ; 7930 (1)                  ; 296 (296)     ; 3183408           ; 397   ; 0          ; 338  ; 0            ; |MyComputer_Verilog                                                                                                                                                                                                                                                                                                                                                                                                ; MyComputer_Verilog                                ; work             ;
;    |CPEN391_Computer:u0|                                                                                                                ; 4996.2 (0.0)         ; 5523.2 (0.0)                     ; 558.5 (0.0)                                       ; 31.5 (0.0)                       ; 0.0 (0.0)            ; 7948 (0)            ; 6345 (0)                  ; 0 (0)         ; 35968             ; 11    ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0                                                                                                                                                                                                                                                                                                                                                                            ; CPEN391_Computer                                  ; CPEN391_Computer ;
;       |CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                     ; CPEN391_Computer_ARM_A9_HPS                       ; CPEN391_Computer ;
;          |CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                         ; CPEN391_Computer_ARM_A9_HPS_fpga_interfaces       ; CPEN391_Computer ;
;          |CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                           ; CPEN391_Computer_ARM_A9_HPS_hps_io                ; CPEN391_Computer ;
;             |CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; CPEN391_Computer_ARM_A9_HPS_hps_io_border         ; CPEN391_Computer ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; CPEN391_Computer ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; CPEN391_Computer ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; CPEN391_Computer ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; CPEN391_Computer ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; CPEN391_Computer ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; CPEN391_Computer ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; CPEN391_Computer ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; CPEN391_Computer ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work             ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work             ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; CPEN391_Computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; CPEN391_Computer ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; CPEN391_Computer ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; CPEN391_Computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; CPEN391_Computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; CPEN391_Computer ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; CPEN391_Computer ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; CPEN391_Computer ;
;       |CPEN391_Computer_HEX0_1:hex0_1|                                                                                                  ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex0_1                                                                                                                                                                                                                                                                                                                                             ; CPEN391_Computer_HEX0_1                           ; CPEN391_Computer ;
;       |CPEN391_Computer_HEX0_1:hex2_3|                                                                                                  ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex2_3                                                                                                                                                                                                                                                                                                                                             ; CPEN391_Computer_HEX0_1                           ; CPEN391_Computer ;
;       |CPEN391_Computer_HEX0_1:hex4_5|                                                                                                  ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex4_5                                                                                                                                                                                                                                                                                                                                             ; CPEN391_Computer_HEX0_1                           ; CPEN391_Computer ;
;       |CPEN391_Computer_IO_Bridge:io_bridge|                                                                                            ; 19.5 (19.5)          ; 26.7 (26.7)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge                                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer_IO_Bridge                        ; CPEN391_Computer ;
;       |CPEN391_Computer_Interval_Timer:interval_timer|                                                                                  ; 70.0 (70.0)          ; 83.7 (83.7)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (124)           ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer                                                                                                                                                                                                                                                                                                                             ; CPEN391_Computer_Interval_Timer                   ; CPEN391_Computer ;
;       |CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|                                                                        ; 371.1 (0.0)          ; 452.0 (0.0)                      ; 81.2 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 572 (0)             ; 515 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_To_FPGA_Bridge              ; CPEN391_Computer ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 147.0 (0.0)          ; 164.5 (0.0)                      ; 17.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (0)             ; 180 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                         ; altera_avalon_packets_to_master                   ; CPEN391_Computer ;
;             |packets_to_master:p2m|                                                                                                     ; 147.0 (147.0)        ; 164.5 (164.5)                    ; 17.5 (17.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (222)           ; 180 (180)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                   ; packets_to_master                                 ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.8 (13.8)          ; 15.0 (15.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work             ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_g0n1                                   ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets                 ; CPEN391_Computer ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 187.0 (0.0)          ; 246.5 (0.0)                      ; 59.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 285 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                  ; altera_avalon_st_jtag_interface                   ; CPEN391_Computer ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 185.6 (0.0)          ; 245.2 (0.0)                      ; 59.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 285 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                ; altera_jtag_dc_streaming                          ; CPEN391_Computer ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.5 (3.5)           ; 25.5 (9.1)                       ; 14.3 (5.6)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                    ; altera_avalon_st_clock_crosser                    ; CPEN391_Computer ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.5 (7.5)            ; 10.9 (10.9)                      ; 3.7 (3.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                        ; altera_avalon_st_pipeline_base                    ; CPEN391_Computer ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                               ; altera_std_synchronizer_nocut                     ; CPEN391_Computer ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                               ; altera_std_synchronizer_nocut                     ; CPEN391_Computer ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.9 (0.8)            ; 13.1 (8.6)                       ; 12.2 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                         ; altera_jtag_src_crosser                           ; CPEN391_Computer ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                              ; altera_jtag_control_signal_crosser                ; CPEN391_Computer ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                         ; altera_std_synchronizer                           ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 173.2 (167.7)        ; 205.1 (192.2)                    ; 31.8 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 205 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                           ; altera_jtag_streaming                             ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                              ; altera_avalon_st_idle_inserter                    ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 3.8 (3.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                ; altera_avalon_st_idle_remover                     ; CPEN391_Computer ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                  ; altera_std_synchronizer                           ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                         ; altera_std_synchronizer                           ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                 ; altera_std_synchronizer                           ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                      ; altera_std_synchronizer                           ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                           ; altera_std_synchronizer                           ; work             ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                        ; altera_jtag_sld_node                              ; CPEN391_Computer ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                      ; sld_virtual_jtag_basic                            ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.5 (13.5)          ; 14.0 (14.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes                 ; CPEN391_Computer ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; altera_reset_controller                           ; CPEN391_Computer ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; CPEN391_Computer ;
;       |CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|                                                                         ; 353.8 (0.0)          ; 424.7 (0.0)                      ; 71.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 574 (0)             ; 508 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge                                                                                                                                                                                                                                                                                                                    ; CPEN391_Computer_JTAG_To_FPGA_Bridge              ; CPEN391_Computer ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 133.3 (0.0)          ; 150.2 (0.0)                      ; 17.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 226 (0)             ; 168 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                          ; altera_avalon_packets_to_master                   ; CPEN391_Computer ;
;             |packets_to_master:p2m|                                                                                                     ; 133.3 (133.3)        ; 150.2 (150.2)                    ; 17.3 (17.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 226 (226)           ; 168 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                    ; packets_to_master                                 ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.5 (14.5)          ; 15.0 (15.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ; altsyncram                                        ; work             ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_g0n1                                   ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 6.3 (6.3)            ; 10.2 (10.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                              ; altera_avalon_st_bytes_to_packets                 ; CPEN391_Computer ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 186.1 (0.0)          ; 233.5 (0.0)                      ; 47.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 291 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                   ; altera_avalon_st_jtag_interface                   ; CPEN391_Computer ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 184.7 (0.0)          ; 232.2 (0.0)                      ; 47.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 291 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                 ; altera_jtag_dc_streaming                          ; CPEN391_Computer ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.7 (4.7)           ; 26.8 (10.1)                      ; 14.1 (5.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                     ; altera_avalon_st_clock_crosser                    ; CPEN391_Computer ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.2 (7.2)            ; 11.7 (11.7)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                         ; altera_avalon_st_pipeline_base                    ; CPEN391_Computer ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                ; altera_std_synchronizer_nocut                     ; CPEN391_Computer ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 4.0 (4.0)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                ; altera_std_synchronizer_nocut                     ; CPEN391_Computer ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 2.6 (2.4)            ; 12.3 (7.8)                       ; 9.7 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                          ; altera_jtag_src_crosser                           ; CPEN391_Computer ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                               ; altera_jtag_control_signal_crosser                ; CPEN391_Computer ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                          ; altera_std_synchronizer                           ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 169.5 (163.9)        ; 191.6 (179.6)                    ; 22.1 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 268 (261)           ; 211 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                            ; altera_jtag_streaming                             ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                               ; altera_avalon_st_idle_inserter                    ; CPEN391_Computer ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                 ; altera_avalon_st_idle_remover                     ; CPEN391_Computer ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                   ; altera_std_synchronizer                           ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                  ; altera_std_synchronizer                           ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                       ; altera_std_synchronizer                           ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                            ; altera_std_synchronizer                           ; work             ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                         ; altera_jtag_sld_node                              ; CPEN391_Computer ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                       ; sld_virtual_jtag_basic                            ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.6 (13.6)          ; 14.3 (14.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                              ; altera_avalon_st_packets_to_bytes                 ; CPEN391_Computer ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; CPEN391_Computer ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; CPEN391_Computer ;
;       |CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|                                                                        ; 57.9 (14.2)          ; 75.1 (16.1)                      ; 17.4 (2.0)                                        ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 115 (32)            ; 116 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_UART_for_ARM_0              ; CPEN391_Computer ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|                              ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r     ; CPEN391_Computer ;
;             |scfifo:rfifo|                                                                                                              ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                      ; scfifo                                            ; work             ;
;                |scfifo_4291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated                                                                                                                                                                           ; scfifo_4291                                       ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 6.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 14 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work             ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w     ; CPEN391_Computer ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                      ; scfifo                                            ; work             ;
;                |scfifo_4291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated                                                                                                                                                                           ; scfifo_4291                                       ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work             ;
;          |alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|                                                     ; 19.2 (19.2)          ; 34.0 (34.0)                      ; 14.9 (14.9)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 35 (35)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                 ; work             ;
;       |CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|                                                                        ; 57.3 (14.2)          ; 75.8 (17.3)                      ; 18.5 (3.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (32)            ; 114 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_UART_for_ARM_0              ; CPEN391_Computer ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|                              ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r     ; CPEN391_Computer ;
;             |scfifo:rfifo|                                                                                                              ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                      ; scfifo                                            ; work             ;
;                |scfifo_4291:auto_generated|                                                                                             ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated                                                                                                                                                                           ; scfifo_4291                                       ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.2 (3.2)            ; 6.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work             ;
;          |CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w                                                                                                                                                                                                                   ; CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w     ; CPEN391_Computer ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                      ; scfifo                                            ; work             ;
;                |scfifo_4291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated                                                                                                                                                                           ; scfifo_4291                                       ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work             ;
;          |alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|                                                     ; 18.6 (18.6)          ; 34.0 (34.0)                      ; 15.4 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                 ; work             ;
;       |CPEN391_Computer_LCD_0:lcd_0|                                                                                                    ; 10.0 (10.0)          ; 26.2 (26.2)                      ; 16.2 (16.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_LCD_0:lcd_0                                                                                                                                                                                                                                                                                                                                               ; CPEN391_Computer_LCD_0                            ; CPEN391_Computer ;
;       |CPEN391_Computer_LEDS:leds|                                                                                                      ; 4.8 (4.8)            ; 7.7 (7.7)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_LEDS:leds                                                                                                                                                                                                                                                                                                                                                 ; CPEN391_Computer_LEDS                             ; CPEN391_Computer ;
;       |CPEN391_Computer_Onchip_SRAM:onchip_sram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer_Onchip_SRAM                      ; CPEN391_Computer ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work             ;
;             |altsyncram_nib2:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_nib2:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_nib2                                   ; work             ;
;       |CPEN391_Computer_PushButtons:pushbuttons|                                                                                        ; 9.6 (9.6)            ; 10.4 (10.4)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons                                                                                                                                                                                                                                                                                                                                   ; CPEN391_Computer_PushButtons                      ; CPEN391_Computer ;
;       |CPEN391_Computer_SDRAM:sdram|                                                                                                    ; 127.2 (101.7)        ; 157.6 (105.4)                    ; 30.4 (3.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 225 (174)           ; 232 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                               ; CPEN391_Computer_SDRAM                            ; CPEN391_Computer ;
;          |CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|                                      ; 25.5 (25.5)          ; 52.1 (52.1)                      ; 26.6 (26.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module                                                                                                                                                                                                                                                       ; CPEN391_Computer_SDRAM_input_efifo_module         ; CPEN391_Computer ;
;       |CPEN391_Computer_Slider_Switches:slider_switches|                                                                                ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches                                                                                                                                                                                                                                                                                                                           ; CPEN391_Computer_Slider_Switches                  ; CPEN391_Computer ;
;       |CPEN391_Computer_System_PLL:system_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                     ; CPEN391_Computer_System_PLL                       ; CPEN391_Computer ;
;          |CPEN391_Computer_System_PLL_sys_pll:sys_pll|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                         ; CPEN391_Computer_System_PLL_sys_pll               ; CPEN391_Computer ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                 ; altera_pll                                        ; work             ;
;       |CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|                                                                            ; 3498.5 (0.0)         ; 3713.9 (0.0)                     ; 236.1 (0.0)                                       ; 20.8 (0.0)                       ; 0.0 (0.0)            ; 5746 (0)            ; 3782 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer_mm_interconnect_0                ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                ; CPEN391_Computer_mm_interconnect_0_cmd_demux      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_demux      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                               ; 26.8 (26.8)          ; 29.9 (29.9)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_cmd_demux_002  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                               ; 18.3 (18.3)          ; 18.4 (18.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_cmd_demux_002  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_004|                                                               ; 20.7 (20.7)          ; 21.2 (21.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_004                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_cmd_demux_002  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|                                                                           ; 91.4 (86.1)          ; 97.9 (92.6)                      ; 7.0 (7.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 195 (189)           ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                    ; CPEN391_Computer_mm_interconnect_0_cmd_mux        ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.3 (4.3)            ; 5.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                         ; altera_merlin_arb_adder                           ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                       ; 80.0 (75.2)          ; 89.5 (84.8)                      ; 11.9 (12.1)                                       ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 160 (154)           ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                ; CPEN391_Computer_mm_interconnect_0_cmd_mux        ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                   ; 69.1 (64.1)          ; 74.8 (69.8)                      ; 5.9 (5.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 133 (127)           ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                   ; 32.7 (28.4)          ; 37.1 (32.7)                      ; 5.0 (5.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 86 (81)             ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                   ; 12.8 (10.4)          ; 14.3 (12.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (32)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                   ; 27.2 (23.1)          ; 31.1 (27.2)                      ; 3.8 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (59)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                   ; 25.9 (22.4)          ; 31.2 (27.6)                      ; 5.3 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (57)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                   ; 25.7 (21.7)          ; 28.1 (24.0)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (56)             ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|                                                                   ; 25.6 (21.6)          ; 29.8 (25.5)                      ; 4.3 (4.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 62 (57)             ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_009|                                                                   ; 13.6 (11.1)          ; 13.8 (11.8)                      ; 0.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (33)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010|                                                                   ; 25.6 (22.0)          ; 28.7 (25.0)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (53)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011|                                                                   ; 30.6 (26.3)          ; 34.3 (29.9)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (68)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                   ; 27.7 (24.2)          ; 31.5 (27.8)                      ; 3.9 (3.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 71 (65)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_001    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013|                                                                   ; 16.3 (14.2)          ; 16.4 (14.2)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (43)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_013    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_014|                                                                   ; 15.9 (13.2)          ; 16.8 (14.1)                      ; 0.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (43)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_014                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_cmd_mux_013    ; CPEN391_Computer ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router:router|                                                                             ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                      ; CPEN391_Computer_mm_interconnect_0_router         ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router:router_001|                                                                         ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                  ; CPEN391_Computer_mm_interconnect_0_router         ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_002:router_002|                                                                     ; 20.8 (20.8)          ; 22.2 (22.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                              ; CPEN391_Computer_mm_interconnect_0_router_002     ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_003:router_003|                                                                     ; 21.7 (21.7)          ; 21.7 (21.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                              ; CPEN391_Computer_mm_interconnect_0_router_003     ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_003:router_004|                                                                     ; 15.8 (15.8)          ; 17.8 (17.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                              ; CPEN391_Computer_mm_interconnect_0_router_003     ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_005:router_005|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                              ; CPEN391_Computer_mm_interconnect_0_router_005     ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_router_006:router_006|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                              ; CPEN391_Computer_mm_interconnect_0_router_006     ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux|                                                                       ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                ; CPEN391_Computer_mm_interconnect_0_rsp_demux      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                   ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_rsp_demux      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                               ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                               ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                               ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                               ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_008|                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_009|                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_010|                                                               ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_011|                                                               ; 1.4 (1.4)            ; 1.9 (1.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_012|                                                               ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_001  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013|                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_013  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_014|                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_014                                                                                                                                                                                                                                                        ; CPEN391_Computer_mm_interconnect_0_rsp_demux_013  ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 3.8 (3.8)            ; 6.8 (6.8)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                    ; CPEN391_Computer_mm_interconnect_0_rsp_mux        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                       ; 93.9 (93.9)          ; 93.2 (93.2)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 160 (160)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                ; CPEN391_Computer_mm_interconnect_0_rsp_mux        ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                   ; 88.9 (88.9)          ; 101.3 (101.3)                    ; 13.3 (13.3)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 220 (220)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_rsp_mux_002    ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                   ; 35.1 (35.1)          ; 33.3 (33.3)                      ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 95 (95)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_rsp_mux_002    ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_004|                                                                   ; 116.8 (116.8)        ; 120.4 (120.4)                    ; 5.6 (5.6)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 279 (279)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_004                                                                                                                                                                                                                                                            ; CPEN391_Computer_mm_interconnect_0_rsp_mux_002    ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo|                                                          ; 29.4 (29.4)          ; 29.3 (29.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|                                                            ; 23.7 (23.7)          ; 26.1 (26.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hex0_1_s1_agent_rdata_fifo|                                                                             ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|                                                                               ; 20.9 (20.9)          ; 26.0 (26.0)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo|                                                                             ; 8.0 (8.0)            ; 8.1 (8.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|                                                                               ; 23.3 (23.3)          ; 24.7 (24.7)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 30 (30)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo|                                                                             ; 7.9 (7.9)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|                                                                               ; 23.3 (23.3)          ; 23.5 (23.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|                                                                     ; 14.7 (14.7)          ; 15.6 (15.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|                                                                       ; 23.8 (23.8)          ; 26.2 (26.2)                      ; 2.6 (2.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|                                                                ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|                                                                  ; 33.9 (33.9)          ; 34.0 (34.0)                      ; 1.6 (1.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 41 (41)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|                                                 ; 19.3 (19.3)          ; 20.1 (20.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|                                                   ; 20.1 (20.1)          ; 22.2 (22.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|                                                 ; 20.3 (20.3)          ; 20.8 (20.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|                                                   ; 20.2 (20.2)          ; 22.0 (22.0)                      ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo|                                                                              ; 16.1 (16.1)          ; 15.9 (15.9)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|                                                                                ; 23.9 (23.9)          ; 26.3 (26.3)                      ; 2.6 (2.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|                                                                               ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 24.5 (24.5)          ; 25.6 (25.6)                      ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 30 (30)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|                                                                        ; 42.4 (42.4)          ; 42.7 (42.7)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 68 (68)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo|                                                                          ; 30.2 (30.2)          ; 34.3 (34.3)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo|                                                                        ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|                                                                          ; 23.1 (23.1)          ; 24.2 (24.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                  ; altsyncram                                        ; work             ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                   ; altsyncram_40n1                                   ; work             ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 144.9 (144.9)        ; 161.0 (161.0)                    ; 17.2 (17.2)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 318 (318)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|                                                                    ; 10.7 (10.7)          ; 11.3 (11.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|                                                                      ; 22.0 (22.0)          ; 25.1 (25.1)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|                                                                   ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 19.9 (19.9)          ; 21.9 (21.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                                                  ; 79.6 (32.6)          ; 80.8 (34.8)                      ; 3.0 (2.3)                                         ; 1.7 (0.1)                        ; 0.0 (0.0)            ; 129 (57)            ; 40 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_axi_master_ni                       ; CPEN391_Computer ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 47.0 (47.0)          ; 46.0 (46.0)                      ; 0.7 (0.7)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 72 (72)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                     ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                                               ; 69.3 (42.8)          ; 71.0 (43.5)                      ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (80)            ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                       ; CPEN391_Computer ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 26.5 (26.5)          ; 27.5 (27.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                  ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|                                                       ; 60.0 (0.0)           ; 63.2 (0.0)                       ; 3.8 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 60.0 (59.0)          ; 63.2 (62.2)                      ; 3.8 (3.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 76 (73)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                          ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|                                                                          ; 53.3 (0.0)           ; 57.5 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 53.3 (52.6)          ; 57.5 (56.2)                      ; 4.2 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (75)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                             ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|                                                                          ; 55.2 (0.0)           ; 58.5 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 55.2 (54.6)          ; 58.5 (57.2)                      ; 3.3 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (77)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                             ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|                                                                          ; 55.7 (0.0)           ; 56.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 55.7 (54.8)          ; 56.7 (55.1)                      ; 1.0 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 79 (76)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.9 (0.9)            ; 1.6 (1.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                             ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|                                                                  ; 64.1 (0.0)           ; 65.8 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 64.1 (63.2)          ; 65.8 (64.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (87)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                     ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|                                                             ; 98.1 (0.0)           ; 104.6 (0.0)                      ; 8.6 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 98.1 (97.6)          ; 104.6 (104.1)                    ; 8.6 (8.6)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 126 (125)           ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|                                              ; 48.7 (0.0)           ; 50.6 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 48.7 (48.4)          ; 50.6 (50.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                 ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|                                              ; 48.9 (0.0)           ; 50.8 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 48.9 (48.9)          ; 50.8 (50.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                 ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|                                                                           ; 60.2 (0.0)           ; 62.0 (0.0)                       ; 1.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 60.2 (59.5)          ; 62.0 (61.3)                      ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 84 (81)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                              ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:leds_s1_burst_adapter|                                                                            ; 56.3 (0.0)           ; 60.2 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 56.3 (55.4)          ; 60.2 (59.1)                      ; 3.8 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (81)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                               ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|                                                                     ; 89.3 (0.0)           ; 93.7 (0.0)                       ; 5.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 103 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 89.3 (88.2)          ; 93.7 (92.4)                      ; 5.3 (5.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 103 (100)           ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|                                                                     ; 57.8 (0.0)           ; 61.2 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 57.8 (57.1)          ; 61.2 (60.6)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (81)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 110.1 (0.0)          ; 117.6 (0.0)                      ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 110.1 (109.8)        ; 117.6 (117.3)                    ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (156)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                              ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|                                                                 ; 53.4 (0.0)           ; 56.4 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 53.4 (53.2)          ; 56.4 (56.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (75)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                    ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|                                                                ; 49.9 (0.0)           ; 51.0 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 49.9 (49.9)          ; 51.0 (51.0)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; CPEN391_Computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                   ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                        ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:bit_flipper_0_avalon_slave_0_agent|                                                                 ; 14.4 (2.6)           ; 14.7 (2.7)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (6)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bit_flipper_0_avalon_slave_0_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bit_flipper_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:hex0_1_s1_agent|                                                                                    ; 17.0 (5.0)           ; 17.0 (5.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_1_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:hex2_3_s1_agent|                                                                                    ; 16.4 (4.0)           ; 16.9 (4.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_3_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.3 (12.3)          ; 12.8 (12.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:hex4_5_s1_agent|                                                                                    ; 15.1 (3.9)           ; 15.3 (4.3)                       ; 0.3 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_5_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:interval_timer_s1_agent|                                                                            ; 15.7 (4.2)           ; 16.2 (4.3)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.5 (11.5)          ; 11.8 (11.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:io_bridge_avalon_slave_agent|                                                                       ; 24.2 (2.7)           ; 24.2 (2.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (6)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 21.5 (21.5)          ; 21.5 (21.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|                                                        ; 14.8 (2.5)           ; 15.8 (3.7)                       ; 1.0 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.2 (12.2)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|                                                        ; 15.0 (2.8)           ; 15.8 (3.5)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.2 (12.2)          ; 12.3 (12.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:lcd_0_s1_agent|                                                                                     ; 15.5 (4.0)           ; 16.7 (4.5)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_0_s1_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.5 (11.5)          ; 12.2 (12.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 15.8 (3.9)           ; 16.6 (4.6)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:onchip_sram_s1_agent|                                                                               ; 21.7 (2.8)           ; 24.0 (3.0)                       ; 2.7 (0.3)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 41 (7)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18.9 (18.9)          ; 21.0 (21.0)                      ; 2.3 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 34 (34)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:pushbuttons_s1_agent|                                                                               ; 15.1 (3.9)           ; 15.6 (3.9)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (9)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.2 (11.2)          ; 11.7 (11.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 30.8 (3.0)           ; 33.5 (3.2)                       ; 2.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (6)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 27.8 (27.8)          ; 30.3 (30.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:slider_switches_s1_agent|                                                                           ; 15.0 (3.3)           ; 15.0 (3.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 15.3 (3.3)           ; 15.4 (3.3)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; CPEN391_Computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.0 (12.0)          ; 12.1 (12.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|                                                       ; 10.1 (10.1)          ; 10.8 (10.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:hex0_1_s1_translator|                                                                          ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_1_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:hex2_3_s1_translator|                                                                          ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_3_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:hex4_5_s1_translator|                                                                          ; 5.2 (5.2)            ; 5.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_5_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:interval_timer_s1_translator|                                                                  ; 5.8 (5.8)            ; 8.8 (8.8)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:io_bridge_avalon_slave_translator|                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_bridge_avalon_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|                                              ; 7.3 (7.3)            ; 8.1 (8.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|                                              ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:lcd_0_s1_translator|                                                                           ; 7.1 (7.1)            ; 9.3 (9.3)                        ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_0_s1_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:onchip_sram_s1_translator|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:pushbuttons_s1_translator|                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:slider_switches_s1_translator|                                                                 ; 5.4 (5.4)            ; 7.1 (7.1)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slider_switches_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 3.4 (3.4)            ; 4.0 (4.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                                                           ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                     ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                                                           ; 8.0 (8.0)            ; 8.9 (8.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                     ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|                                                        ; 15.3 (15.3)          ; 16.0 (16.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                     ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|                                                        ; 15.0 (15.0)          ; 15.1 (15.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                     ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|                                                             ; 15.7 (15.7)          ; 15.9 (15.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|                                       ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|                                 ; 29.0 (28.5)          ; 29.0 (28.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (48)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                          ; altera_merlin_address_alignment                   ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|                                       ; 49.5 (49.5)          ; 49.7 (49.7)                      ; 1.0 (1.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 73 (73)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_rd_to_io_bridge_avalon_slave_cmd_width_adapter|                      ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_rd_to_io_bridge_avalon_slave_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|                      ; 25.8 (25.8)          ; 27.1 (27.1)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter|                      ; 15.0 (15.0)          ; 16.2 (16.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter|                      ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter|                           ; 5.8 (5.8)            ; 9.5 (9.5)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|                           ; 21.7 (21.7)          ; 22.5 (22.5)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 45 (45)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|                                         ; 31.8 (31.8)          ; 32.3 (32.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|                                 ; 22.7 (22.7)          ; 24.7 (24.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|                                       ; 40.3 (40.3)          ; 42.3 (42.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|                                         ; 11.0 (11.0)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 22 (22)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;       |CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|                                                                            ; 366.8 (0.0)          ; 412.5 (0.0)                      ; 55.2 (0.0)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 305 (0)             ; 704 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                       ; CPEN391_Computer_mm_interconnect_1                ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                ; CPEN391_Computer_mm_interconnect_1_cmd_demux      ; CPEN391_Computer ;
;          |CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux|                                                                           ; 30.4 (30.4)          ; 29.3 (29.3)                      ; 0.0 (0.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                    ; CPEN391_Computer_mm_interconnect_1_rsp_mux        ; CPEN391_Computer ;
;          |altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|                                                                    ; 305.0 (3.8)          ; 345.3 (3.7)                      ; 48.4 (0.0)                                        ; 8.2 (0.0)                        ; 0.0 (0.0)            ; 139 (8)             ; 694 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent                                                                                                                                                                                                                                                             ; altera_merlin_axi_slave_ni                        ; CPEN391_Computer ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 42.4 (42.4)          ; 48.5 (48.5)                      ; 6.2 (6.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 34 (34)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 258.8 (258.8)        ; 293.0 (293.0)                    ; 42.3 (42.3)                                       ; 8.0 (8.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 603 (603)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; CPEN391_Computer ;
;          |altera_merlin_master_agent:jtag_to_hps_bridge_master_agent|                                                                   ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                        ; CPEN391_Computer ;
;          |altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|                                                              ; 7.4 (7.4)            ; 7.8 (7.8)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                     ; CPEN391_Computer ;
;          |altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter|                                                    ; 18.2 (18.2)          ; 24.1 (24.1)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; CPEN391_Computer ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.5 (3.0)            ; 9.0 (5.5)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; CPEN391_Computer ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; CPEN391_Computer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; CPEN391_Computer ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; CPEN391_Computer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; CPEN391_Computer ;
;       |bit_flipper:bit_flipper_0|                                                                                                       ; 26.2 (26.2)          ; 26.2 (26.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|CPEN391_Computer:u0|bit_flipper:bit_flipper_0                                                                                                                                                                                                                                                                                                                                                  ; bit_flipper                                       ; CPEN391_Computer ;
;    |Graphics_and_Video_Controller:GraphicsController1|                                                                                  ; 400.3 (0.0)          ; 440.6 (0.0)                      ; 58.3 (0.0)                                        ; 18.0 (0.0)                       ; 0.0 (0.0)            ; 501 (0)             ; 172 (0)                   ; 0 (0)         ; 3147264           ; 385   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1                                                                                                                                                                                                                                                                                                                                              ; Graphics_and_Video_Controller                     ; work             ;
;       |ColourPallette_2PortRam:inst3|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3                                                                                                                                                                                                                                                                                                                ; ColourPallette_2PortRam                           ; work             ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work             ;
;             |altsyncram_b634:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_b634                                   ; work             ;
;       |GraphicsController_Verilog:inst|                                                                                                 ; 161.1 (161.1)        ; 194.2 (194.2)                    ; 42.2 (42.2)                                       ; 9.2 (9.2)                        ; 0.0 (0.0)            ; 170 (170)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst                                                                                                                                                                                                                                                                                                              ; GraphicsController_Verilog                        ; work             ;
;       |GraphicsFrameBufferMemory:inst1|                                                                                                 ; 74.1 (0.0)           ; 81.2 (0.0)                       ; 7.7 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 13 (0)                    ; 0 (0)         ; 3145728           ; 384   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1                                                                                                                                                                                                                                                                                                              ; GraphicsFrameBufferMemory                         ; work             ;
;          |VideoRamFrameBuffer:inst10|                                                                                                   ; 35.6 (0.0)           ; 36.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 5 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10                                                                                                                                                                                                                                                                                   ; VideoRamFrameBuffer                               ; work             ;
;             |altsyncram:altsyncram_component|                                                                                           ; 35.6 (0.0)           ; 36.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 5 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                                        ; work             ;
;                |altsyncram_rv14:auto_generated|                                                                                         ; 35.6 (1.9)           ; 36.8 (2.3)                       ; 1.5 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 70 (0)              ; 5 (5)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated                                                                                                                                                                                                                    ; altsyncram_rv14                                   ; work             ;
;                   |decode_l2a:rden_decode_b|                                                                                            ; 15.8 (15.8)          ; 16.5 (16.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b                                                                                                                                                                                           ; decode_l2a                                        ; work             ;
;                   |decode_sma:decode3|                                                                                                  ; 17.8 (17.8)          ; 18.0 (18.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3                                                                                                                                                                                                 ; decode_sma                                        ; work             ;
;          |VideoRamFrameBuffer:inst11|                                                                                                   ; 38.5 (0.0)           ; 44.3 (0.0)                       ; 6.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 8 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11                                                                                                                                                                                                                                                                                   ; VideoRamFrameBuffer                               ; work             ;
;             |altsyncram:altsyncram_component|                                                                                           ; 38.5 (0.0)           ; 44.3 (0.0)                       ; 6.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 8 (0)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                                        ; work             ;
;                |altsyncram_rv14:auto_generated|                                                                                         ; 38.5 (2.0)           ; 44.3 (2.3)                       ; 6.2 (0.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 72 (0)              ; 8 (8)                     ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated                                                                                                                                                                                                                    ; altsyncram_rv14                                   ; work             ;
;                   |decode_l2a:rden_decode_a|                                                                                            ; 16.7 (16.7)          ; 21.5 (21.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a                                                                                                                                                                                           ; decode_l2a                                        ; work             ;
;                   |decode_l2a:rden_decode_b|                                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b                                                                                                                                                                                           ; decode_l2a                                        ; work             ;
;                   |decode_sma:decode3|                                                                                                  ; 18.8 (18.8)          ; 19.0 (19.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3                                                                                                                                                                                                 ; decode_sma                                        ; work             ;
;       |GraphicsLCD_Controller_Verilog:inst7|                                                                                            ; 34.5 (34.5)          ; 40.2 (40.2)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7                                                                                                                                                                                                                                                                                                         ; GraphicsLCD_Controller_Verilog                    ; work             ;
;       |VGADataMux_Verilog:inst10|                                                                                                       ; 130.5 (130.5)        ; 125.0 (125.0)                    ; 2.7 (2.7)                                         ; 8.2 (8.2)                        ; 0.0 (0.0)            ; 126 (126)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGADataMux_Verilog:inst10                                                                                                                                                                                                                                                                                                                    ; VGADataMux_Verilog                                ; work             ;
;       |VGA_CLOCK_GEN:inst12|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12                                                                                                                                                                                                                                                                                                                         ; VGA_CLOCK_GEN                                     ; vga_clock_gen    ;
;          |VGA_CLOCK_GEN_0002:vga_clock_gen_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst                                                                                                                                                                                                                                                                                   ; VGA_CLOCK_GEN_0002                                ; VGA_CLOCK_GEN    ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                           ; altera_pll                                        ; work             ;
;    |HexTo7SegmentDisplay:HEXDisplay0_1|                                                                                                 ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|HexTo7SegmentDisplay:HEXDisplay0_1                                                                                                                                                                                                                                                                                                                                                             ; HexTo7SegmentDisplay                              ; work             ;
;    |HexTo7SegmentDisplay:HEXDisplay2_3|                                                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|HexTo7SegmentDisplay:HEXDisplay2_3                                                                                                                                                                                                                                                                                                                                                             ; HexTo7SegmentDisplay                              ; work             ;
;    |HexTo7SegmentDisplay:HEXDisplay4_5|                                                                                                 ; 4.8 (4.8)            ; 5.1 (5.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|HexTo7SegmentDisplay:HEXDisplay4_5                                                                                                                                                                                                                                                                                                                                                             ; HexTo7SegmentDisplay                              ; work             ;
;    |OnChipSerialIO:SerialIOPorts|                                                                                                       ; 877.6 (0.3)          ; 969.3 (0.3)                      ; 92.1 (0.0)                                        ; 0.4 (0.0)                        ; 70.0 (0.0)           ; 1299 (1)            ; 1307 (0)                  ; 0 (0)         ; 176               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts                                                                                                                                                                                                                                                                                                                                                                   ; OnChipSerialIO                                    ; work             ;
;       |SerialIODecoder:inst|                                                                                                            ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|SerialIODecoder:inst                                                                                                                                                                                                                                                                                                                                              ; SerialIODecoder                                   ; work             ;
;       |gh_uart_16550_wb_wrapper:inst11|                                                                                                 ; 220.8 (0.0)          ; 238.3 (0.0)                      ; 17.6 (0.0)                                        ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 324 (0)             ; 330 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11                                                                                                                                                                                                                                                                                                                                   ; gh_uart_16550_wb_wrapper                          ; work             ;
;          |gh_edge_det:U3|                                                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                    ; gh_edge_det                                       ; work             ;
;          |gh_register_ce:u2|                                                                                                            ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                 ; gh_register_ce                                    ; work             ;
;          |gh_uart_16550:U1|                                                                                                             ; 216.8 (32.8)         ; 234.2 (32.8)                     ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 321 (69)            ; 321 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                  ; gh_uart_16550                                     ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                                      ; 17.3 (4.3)           ; 20.6 (4.7)                       ; 3.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 41 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                             ; gh_baud_rate_gen                                  ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                                               ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                    ; gh_counter_down_ce_ld                             ; work             ;
;                |gh_register_ce:u1|                                                                                                      ; 0.3 (0.3)            ; 3.0 (3.0)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                           ; gh_register_ce                                    ; work             ;
;                |gh_register_ce:u2|                                                                                                      ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                           ; gh_register_ce                                    ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                                              ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                     ; gh_counter_down_ce_ld_tc                          ; work             ;
;             |gh_decode_3to8:u19|                                                                                                        ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                               ; gh_decode_3to8                                    ; work             ;
;             |gh_edge_det:U18|                                                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28a|                                                                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                 ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28b|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                 ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U30|                                                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32a|                                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                 ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32b|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                 ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32c|                                                                                                          ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                 ; gh_edge_det                                       ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                             ; gh_edge_det_XCD                                   ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                                      ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                             ; gh_edge_det_XCD                                   ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                                               ; 36.0 (22.8)          ; 40.6 (27.5)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (36)             ; 63 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                      ; gh_fifo_async16_rcsr_wf                           ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                                        ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                                      ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                              ; altsyncram_2ji1                                   ; work             ;
;                |gh_binary2gray:U1|                                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                    ; gh_binary2gray                                    ; work             ;
;                |gh_gray2binary:U4|                                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                    ; gh_gray2binary                                    ; work             ;
;                |gh_gray2binary:U5|                                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                    ; gh_gray2binary                                    ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                                                    ; 32.3 (21.3)          ; 34.9 (24.0)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 57 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                           ; gh_fifo_async16_sr                                ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                                      ; 10.9 (10.9)          ; 10.9 (10.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_egi1                                   ; work             ;
;             |gh_jkff:U13|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U14|                                                                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U15|                                                                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U16|                                                                                                               ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U17|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U22|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U23|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U28c|                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                     ; gh_jkff                                           ; work             ;
;             |gh_jkff:U34|                                                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U35|                                                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_register_ce:u12|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u20|                                                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u21|                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u24|                                                                                                        ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u25|                                                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u26|                                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u37|                                                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                                       ; 28.9 (15.8)          ; 33.3 (16.3)                      ; 4.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (25)             ; 42 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                              ; gh_uart_Rx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 2.5 (2.5)            ; 3.2 (3.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                   ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                   ; gh_counter_integer_down                           ; work             ;
;                |gh_jkff:U2c|                                                                                                            ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                  ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2d|                                                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                  ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2e|                                                                                                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                  ; gh_jkff                                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                      ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                                                  ; 1.0 (1.0)            ; 4.1 (4.1)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                        ; gh_shift_reg_se_sl                                ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                                       ; 30.1 (13.0)          ; 30.1 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (22)             ; 29 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                              ; gh_uart_Tx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 3.8 (3.8)            ; 3.9 (3.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                   ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                   ; gh_counter_integer_down                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                      ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                                                  ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                        ; gh_shift_reg_PL_sl                                ; work             ;
;       |gh_uart_16550_wb_wrapper:inst3|                                                                                                  ; 213.4 (0.5)          ; 234.0 (0.5)                      ; 20.6 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 323 (1)             ; 323 (0)                   ; 0 (0)         ; 176               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3                                                                                                                                                                                                                                                                                                                                    ; gh_uart_16550_wb_wrapper                          ; work             ;
;          |gh_edge_det:U3|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work             ;
;          |gh_register_ce:u2|                                                                                                            ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                  ; gh_register_ce                                    ; work             ;
;          |gh_uart_16550:U1|                                                                                                             ; 208.4 (36.3)         ; 229.1 (36.9)                     ; 20.7 (0.7)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 319 (67)            ; 314 (1)                   ; 0 (0)         ; 176               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                   ; gh_uart_16550                                     ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                                      ; 17.0 (4.3)           ; 21.2 (4.4)                       ; 4.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 43 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                              ; gh_baud_rate_gen                                  ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                                               ; 9.5 (9.5)            ; 10.1 (10.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                     ; gh_counter_down_ce_ld                             ; work             ;
;                |gh_register_ce:u1|                                                                                                      ; 0.5 (0.5)            ; 3.3 (3.3)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                            ; gh_register_ce                                    ; work             ;
;                |gh_register_ce:u2|                                                                                                      ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                            ; gh_register_ce                                    ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                                              ; 12.9 (12.9)          ; 12.9 (12.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                      ; gh_counter_down_ce_ld_tc                          ; work             ;
;             |gh_decode_3to8:u19|                                                                                                        ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                                ; gh_decode_3to8                                    ; work             ;
;             |gh_edge_det:U18|                                                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                   ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28a|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28b|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U30|                                                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                   ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32a|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32b|                                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32c|                                                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                                      ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                              ; gh_edge_det_XCD                                   ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                                      ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                              ; gh_edge_det_XCD                                   ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                                               ; 25.6 (23.8)          ; 29.3 (27.2)                      ; 3.7 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (36)             ; 60 (60)                   ; 0 (0)         ; 176               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                       ; gh_fifo_async16_rcsr_wf                           ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 176               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                        ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 176               ; 1     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                               ; altsyncram_2ji1                                   ; work             ;
;                |gh_binary2gray:U1|                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                     ; gh_binary2gray                                    ; work             ;
;                |gh_gray2binary:U4|                                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                     ; gh_gray2binary                                    ; work             ;
;                |gh_gray2binary:U5|                                                                                                      ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                     ; gh_gray2binary                                    ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                                                    ; 32.5 (21.4)          ; 37.0 (26.1)                      ; 4.5 (4.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 60 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                            ; gh_fifo_async16_sr                                ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                                      ; 10.9 (10.9)          ; 10.9 (10.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_egi1                                   ; work             ;
;             |gh_jkff:U13|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U14|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U15|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U16|                                                                                                               ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U17|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U22|                                                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U23|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U28c|                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U34|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U35|                                                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_register_ce:u12|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u20|                                                                                                        ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u21|                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u24|                                                                                                        ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u25|                                                                                                        ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u26|                                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u37|                                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                                       ; 27.7 (14.2)          ; 32.4 (15.9)                      ; 4.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (25)             ; 37 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                               ; gh_uart_Rx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_jkff:U2c|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2d|                                                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2e|                                                                                                            ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                                                  ; 0.7 (0.7)            ; 3.6 (3.6)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                         ; gh_shift_reg_se_sl                                ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                                       ; 30.3 (13.1)          ; 30.3 (13.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (22)             ; 27 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                               ; gh_uart_Tx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                                                  ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                         ; gh_shift_reg_PL_sl                                ; work             ;
;       |gh_uart_16550_wb_wrapper:inst7|                                                                                                  ; 222.2 (0.0)          ; 243.9 (0.0)                      ; 22.1 (0.0)                                        ; 0.3 (0.0)                        ; 20.0 (0.0)           ; 324 (0)             ; 327 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7                                                                                                                                                                                                                                                                                                                                    ; gh_uart_16550_wb_wrapper                          ; work             ;
;          |gh_edge_det:U3|                                                                                                               ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work             ;
;          |gh_register_ce:u2|                                                                                                            ; 3.8 (3.8)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                  ; gh_register_ce                                    ; work             ;
;          |gh_uart_16550:U1|                                                                                                             ; 217.8 (33.9)         ; 239.6 (34.5)                     ; 22.0 (0.8)                                        ; 0.2 (0.2)                        ; 20.0 (0.0)           ; 321 (69)            ; 318 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                   ; gh_uart_16550                                     ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                                      ; 17.2 (4.2)           ; 20.7 (5.0)                       ; 3.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 40 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                              ; gh_baud_rate_gen                                  ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                                               ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                     ; gh_counter_down_ce_ld                             ; work             ;
;                |gh_register_ce:u1|                                                                                                      ; 0.4 (0.4)            ; 2.6 (2.6)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                            ; gh_register_ce                                    ; work             ;
;                |gh_register_ce:u2|                                                                                                      ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                            ; gh_register_ce                                    ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                                              ; 12.6 (12.6)          ; 12.6 (12.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                      ; gh_counter_down_ce_ld_tc                          ; work             ;
;             |gh_decode_3to8:u19|                                                                                                        ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                                ; gh_decode_3to8                                    ; work             ;
;             |gh_edge_det:U18|                                                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                   ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28a|                                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28b|                                                                                                          ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U30|                                                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                   ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32a|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32b|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32c|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                                      ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                              ; gh_edge_det_XCD                                   ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                                      ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                              ; gh_edge_det_XCD                                   ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                                               ; 36.9 (23.8)          ; 40.5 (27.3)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (36)             ; 65 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                       ; gh_fifo_async16_rcsr_wf                           ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 11.0 (0.0)           ; 11.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                        ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                                      ; 11.0 (11.0)          ; 11.1 (11.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                               ; altsyncram_2ji1                                   ; work             ;
;                |gh_binary2gray:U1|                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                     ; gh_binary2gray                                    ; work             ;
;                |gh_gray2binary:U4|                                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                     ; gh_gray2binary                                    ; work             ;
;                |gh_gray2binary:U5|                                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                     ; gh_gray2binary                                    ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                                                    ; 33.7 (22.5)          ; 37.2 (25.9)                      ; 3.5 (3.4)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 57 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                            ; gh_fifo_async16_sr                                ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 11.2 (0.0)           ; 11.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                                      ; 11.2 (11.2)          ; 11.3 (11.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_egi1                                   ; work             ;
;             |gh_jkff:U13|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U14|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U15|                                                                                                               ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U16|                                                                                                               ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U17|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U22|                                                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U23|                                                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U28c|                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U34|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U35|                                                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_register_ce:u12|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u20|                                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u21|                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u24|                                                                                                        ; 1.8 (1.8)            ; 3.2 (3.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u25|                                                                                                        ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u26|                                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u37|                                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                                       ; 28.5 (15.3)          ; 33.3 (17.3)                      ; 4.8 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (25)             ; 44 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                               ; gh_uart_Rx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_jkff:U2c|                                                                                                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2d|                                                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2e|                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                                                  ; 1.3 (1.3)            ; 3.5 (3.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                         ; gh_shift_reg_se_sl                                ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                                       ; 29.8 (12.7)          ; 31.0 (13.8)                      ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (22)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                               ; gh_uart_Tx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 3.8 (3.8)            ; 4.3 (4.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                                                  ; 7.1 (7.1)            ; 7.3 (7.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                         ; gh_shift_reg_PL_sl                                ; work             ;
;       |gh_uart_16550_wb_wrapper:inst9|                                                                                                  ; 216.1 (0.0)          ; 247.7 (0.0)                      ; 31.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 317 (0)             ; 327 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9                                                                                                                                                                                                                                                                                                                                    ; gh_uart_16550_wb_wrapper                          ; work             ;
;          |gh_edge_det:U3|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_edge_det:U3                                                                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work             ;
;          |gh_register_ce:u2|                                                                                                            ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2                                                                                                                                                                                                                                                                                                                  ; gh_register_ce                                    ; work             ;
;          |gh_uart_16550:U1|                                                                                                             ; 212.1 (29.6)         ; 243.5 (34.3)                     ; 31.4 (4.7)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 314 (63)            ; 318 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1                                                                                                                                                                                                                                                                                                                   ; gh_uart_16550                                     ; work             ;
;             |gh_baud_rate_gen:u27|                                                                                                      ; 16.7 (4.5)           ; 22.3 (5.2)                       ; 5.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 40 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                                              ; gh_baud_rate_gen                                  ; work             ;
;                |gh_counter_down_ce_ld:U3|                                                                                               ; 9.9 (9.9)            ; 10.2 (10.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                                                     ; gh_counter_down_ce_ld                             ; work             ;
;                |gh_register_ce:u1|                                                                                                      ; -0.2 (-0.2)          ; 3.5 (3.5)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                                            ; gh_register_ce                                    ; work             ;
;                |gh_register_ce:u2|                                                                                                      ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                                            ; gh_register_ce                                    ; work             ;
;             |gh_counter_down_ce_ld_tc:U36|                                                                                              ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                                                      ; gh_counter_down_ce_ld_tc                          ; work             ;
;             |gh_decode_3to8:u19|                                                                                                        ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                                                ; gh_decode_3to8                                    ; work             ;
;             |gh_edge_det:U18|                                                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                                                   ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28a|                                                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U28b|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U30|                                                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                                                   ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32a|                                                                                                          ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32b|                                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det:U32c|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                                                  ; gh_edge_det                                       ; work             ;
;             |gh_edge_det_XCD:U35a|                                                                                                      ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                                              ; gh_edge_det_XCD                                   ; work             ;
;             |gh_edge_det_XCD:U36a|                                                                                                      ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                                              ; gh_edge_det_XCD                                   ; work             ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                                                               ; 36.7 (23.6)          ; 40.8 (27.8)                      ; 4.1 (4.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 42 (36)             ; 64 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                                                       ; gh_fifo_async16_rcsr_wf                           ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                        ; work             ;
;                   |altsyncram_2ji1:auto_generated|                                                                                      ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                               ; altsyncram_2ji1                                   ; work             ;
;                |gh_binary2gray:U1|                                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                                                     ; gh_binary2gray                                    ; work             ;
;                |gh_gray2binary:U4|                                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                                                     ; gh_gray2binary                                    ; work             ;
;                |gh_gray2binary:U5|                                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                                                     ; gh_gray2binary                                    ; work             ;
;             |gh_fifo_async16_sr:U28|                                                                                                    ; 33.4 (22.4)          ; 36.2 (25.3)                      ; 2.8 (2.9)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (31)             ; 61 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                                            ; gh_fifo_async16_sr                                ; work             ;
;                |altsyncram:ram_mem_rtl_0|                                                                                               ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work             ;
;                   |altsyncram_egi1:auto_generated|                                                                                      ; 10.9 (10.9)          ; 10.9 (10.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_egi1                                   ; work             ;
;             |gh_jkff:U13|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U14|                                                                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U15|                                                                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U16|                                                                                                               ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U17|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U22|                                                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U23|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U28c|                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work             ;
;             |gh_jkff:U34|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_jkff:U35|                                                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work             ;
;             |gh_register_ce:u12|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u20|                                                                                                        ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u21|                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u24|                                                                                                        ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u25|                                                                                                        ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u26|                                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_register_ce:u37|                                                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work             ;
;             |gh_uart_Rx_8bit:U33|                                                                                                       ; 29.8 (16.2)          ; 36.2 (17.5)                      ; 6.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (25)             ; 39 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                                               ; gh_uart_Rx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_jkff:U2c|                                                                                                            ; 1.7 (1.7)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2d|                                                                                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_jkff:U2e|                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                                                   ; gh_jkff                                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_se_sl:U2|                                                                                                  ; 0.7 (0.7)            ; 4.3 (4.3)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                                                         ; gh_shift_reg_se_sl                                ; work             ;
;             |gh_uart_Tx_8bit:U29|                                                                                                       ; 28.4 (12.2)          ; 30.9 (14.1)                      ; 2.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (22)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                                               ; gh_uart_Tx_8bit                                   ; work             ;
;                |gh_counter_integer_down:u1|                                                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_counter_integer_down:u3|                                                                                             ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                                                    ; gh_counter_integer_down                           ; work             ;
;                |gh_parity_gen_Serial:U4|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                                                       ; gh_parity_gen_Serial                              ; work             ;
;                |gh_shift_reg_PL_sl:U2|                                                                                                  ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                                                         ; gh_shift_reg_PL_sl                                ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 95.5 (0.5)           ; 108.0 (0.5)                      ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (1)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                           ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 95.0 (0.0)           ; 107.5 (0.0)                      ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                       ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 95.0 (0.0)           ; 107.5 (0.0)                      ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab                                       ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 95.0 (2.8)           ; 107.5 (3.8)                      ; 12.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (1)             ; 105 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92.2 (0.0)           ; 103.7 (0.0)                      ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92.2 (70.8)          ; 103.7 (78.4)                     ; 11.5 (7.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (117)           ; 97 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; sld_jtag_hub                                      ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; sld_rom_sr                                        ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 14.1 (14.1)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MyComputer_Verilog|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; sld_shadow_jsm                                    ; altera_sld       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|isRX~0                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 7       ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|d1_data_in[0]~feeder                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[0]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|d1_data_in[1]                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[1]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|d1_data_in[2]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[2]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|d1_data_in[3]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[3]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[4]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[5]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[6]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[7]                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[8]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CPEN391_Computer:u0|CPEN391_Computer_Slider_Switches:slider_switches|read_mux_out[9]                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AF14                                     ; 1896    ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                   ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 53      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 69      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 4       ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex0_1|always0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y30_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex2_3|always0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y26_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_HEX0_1:hex4_5|always0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y32_N51                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y47_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[5]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y36_N45                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|always0~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y33_N42                          ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|always0~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y33_N42                          ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y33_N24                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y33_N0                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y33_N21                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_Interval_Timer:interval_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y33_N57                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~1                                                                                                                                                                                                                                                              ; LABCELL_X31_Y28_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~13                                                                                                                                                                                                                                                             ; LABCELL_X31_Y28_N12                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~9                                                                                                                                                                                                                                                              ; LABCELL_X33_Y29_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~5                                                                                                                                                                                                                                                               ; LABCELL_X31_Y28_N42                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y28_N3                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~1                                                                                                                                                                                                                                                              ; LABCELL_X29_Y24_N15                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                                                                                                               ; LABCELL_X29_Y24_N12                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                                          ; LABCELL_X31_Y28_N3                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~5                                                                                                                                                                                                                                                              ; LABCELL_X31_Y28_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y28_N3                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                            ; FF_X29_Y28_N29                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                            ; FF_X29_Y28_N20                               ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                            ; FF_X29_Y28_N41                               ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                       ; FF_X33_Y28_N20                               ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~2                                                                                                                                                                                                                                                  ; LABCELL_X27_Y24_N21                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                            ; LABCELL_X24_Y30_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                            ; LABCELL_X24_Y30_N45                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                            ; LABCELL_X24_Y30_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X27_Y28_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y25_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y10_N33                         ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y25_N18                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y25_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                           ; FF_X8_Y1_N20                                 ; 22      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                         ; MLABCELL_X8_Y1_N57                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                              ; MLABCELL_X8_Y1_N27                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                ; LABCELL_X9_Y1_N42                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                 ; LABCELL_X19_Y6_N30                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                          ; MLABCELL_X8_Y3_N27                           ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                          ; MLABCELL_X8_Y3_N48                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                               ; LABCELL_X13_Y2_N0                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                   ; FF_X15_Y3_N22                                ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~1                                                                                                                                                            ; MLABCELL_X6_Y2_N30                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                               ; MLABCELL_X6_Y2_N18                           ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                ; FF_X8_Y3_N19                                 ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                    ; MLABCELL_X8_Y3_N24                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                    ; LABCELL_X12_Y2_N51                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                  ; LABCELL_X9_Y1_N39                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                      ; MLABCELL_X8_Y3_N57                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                       ; MLABCELL_X8_Y3_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                     ; MLABCELL_X6_Y2_N6                            ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                         ; MLABCELL_X6_Y2_N57                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                        ; LABCELL_X7_Y2_N48                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                        ; LABCELL_X10_Y2_N6                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                            ; FF_X6_Y2_N32                                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                        ; MLABCELL_X8_Y4_N42                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                            ; LABCELL_X1_Y4_N24                            ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                            ; LABCELL_X1_Y4_N9                             ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                         ; LABCELL_X1_Y4_N6                             ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                                   ; LABCELL_X4_Y1_N51                            ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                     ; MLABCELL_X3_Y1_N27                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~0                                                                                                                                                      ; LABCELL_X1_Y1_N0                             ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                          ; LABCELL_X10_Y2_N57                           ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                          ; MLABCELL_X6_Y2_N51                           ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                        ; MLABCELL_X6_Y2_N12                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                             ; MLABCELL_X6_Y2_N27                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                            ; FF_X6_Y1_N38                                 ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y1_N21                            ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                         ; FF_X24_Y25_N47                               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y25_N54                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y25_N18                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; FF_X16_Y12_N35                               ; 267     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~1                                                                                                                                                                                                                                                               ; LABCELL_X45_Y46_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~2                                                                                                                                                                                                                                                               ; LABCELL_X45_Y46_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~3                                                                                                                                                                                                                                                               ; LABCELL_X45_Y46_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~0                                                                                                                                                                                                                                                                ; LABCELL_X45_Y46_N12                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y46_N12                         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~1                                                                                                                                                                                                                                                               ; LABCELL_X42_Y46_N15                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~0                                                                                                                                                                                                                                                                ; LABCELL_X42_Y46_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y46_N57                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~4                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y46_N21                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y46_N0                           ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                             ; FF_X39_Y46_N47                               ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                             ; FF_X40_Y47_N23                               ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                             ; FF_X40_Y47_N20                               ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                        ; FF_X42_Y46_N59                               ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~1                                                                                                                                                                                                                                                   ; LABCELL_X37_Y46_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                             ; LABCELL_X35_Y48_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y46_N9                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                             ; LABCELL_X37_Y46_N15                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                              ; LABCELL_X40_Y47_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y15_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y11_N21                         ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y15_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y47_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                            ; FF_X2_Y7_N44                                 ; 22      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                          ; LABCELL_X2_Y10_N45                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                               ; LABCELL_X2_Y7_N48                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                 ; LABCELL_X13_Y47_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                  ; LABCELL_X10_Y7_N57                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                           ; MLABCELL_X3_Y7_N57                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                           ; LABCELL_X4_Y7_N39                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                ; MLABCELL_X6_Y6_N54                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                    ; FF_X4_Y9_N47                                 ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~1                                                                                                                                                             ; MLABCELL_X3_Y7_N18                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                ; LABCELL_X1_Y8_N39                            ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                 ; FF_X3_Y7_N55                                 ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                     ; LABCELL_X4_Y7_N15                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                     ; MLABCELL_X6_Y6_N36                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                    ; LABCELL_X1_Y7_N3                             ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                       ; LABCELL_X4_Y7_N30                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                        ; MLABCELL_X3_Y7_N48                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                     ; LABCELL_X4_Y6_N15                            ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                          ; MLABCELL_X3_Y7_N21                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                         ; LABCELL_X1_Y6_N15                            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                         ; MLABCELL_X6_Y6_N21                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                         ; LABCELL_X4_Y7_N6                             ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                             ; LABCELL_X7_Y7_N30                            ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                             ; LABCELL_X1_Y6_N9                             ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                          ; MLABCELL_X6_Y3_N15                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                               ; MLABCELL_X3_Y6_N57                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                                                       ; LABCELL_X4_Y3_N45                            ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                                                                       ; MLABCELL_X6_Y3_N57                           ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                           ; LABCELL_X4_Y6_N3                             ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                           ; LABCELL_X4_Y6_N42                            ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                         ; LABCELL_X4_Y6_N18                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                              ; MLABCELL_X3_Y6_N9                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                             ; FF_X1_Y10_N14                                ; 45      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y47_N39                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X16_Y12_N38                               ; 254     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                   ; LABCELL_X22_Y21_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                   ; LABCELL_X24_Y22_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X2_Y5_N45                            ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                         ; LABCELL_X2_Y5_N18                            ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y22_N21                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                            ; LABCELL_X2_Y9_N45                            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                           ; LABCELL_X2_Y9_N42                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_rd~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y25_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X1_Y13_N15                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_wr                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y22_N26                               ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y22_N0                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y22_N24                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|read_0                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y25_N8                                ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|woverflow~0                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y22_N6                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y22_N48                          ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                   ; LABCELL_X19_Y23_N27                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                   ; MLABCELL_X6_Y9_N12                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                           ; MLABCELL_X6_Y9_N24                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y6_N18                           ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                        ; MLABCELL_X6_Y8_N6                            ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                        ; MLABCELL_X3_Y5_N12                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_rd~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y27_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_rd~1                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y23_N6                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_wr                                                                                                                                                                                                                                                                                                                                    ; FF_X18_Y23_N59                               ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|ien_AE~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y24_N39                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|rd_wfifo                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y9_N6                            ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|read_0                                                                                                                                                                                                                                                                                                                                     ; FF_X43_Y27_N53                               ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|woverflow~0                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y23_N27                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|wr_rfifo                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y23_N3                          ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_LCD_0:lcd_0|always1~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y33_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_LCD_0:lcd_0|always2~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y33_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_LEDS:leds|always0~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y31_N42                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_PushButtons:pushbuttons|always1~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y30_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y14_N15                         ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y14_N12                         ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y10_N54                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|active_rnw~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y10_N36                         ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|comb~1                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y14_N39                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_addr[9]~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y10_N3                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ; FF_X28_Y10_N10                               ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y10_N37                               ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 5862    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                      ; LABCELL_X37_Y38_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y38_N0                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                          ; LABCELL_X33_Y39_N18                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y39_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                  ; LABCELL_X35_Y43_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y43_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; LABCELL_X42_Y34_N36                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y34_N33                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; LABCELL_X40_Y27_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y27_N24                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                  ; LABCELL_X53_Y34_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y34_N9                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                  ; LABCELL_X51_Y34_N15                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y34_N24                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; LABCELL_X53_Y33_N36                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y33_N12                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; LABCELL_X56_Y35_N12                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y35_N27                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; MLABCELL_X39_Y31_N12                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y31_N30                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; LABCELL_X55_Y32_N30                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y32_N3                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                                  ; LABCELL_X46_Y35_N0                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y35_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                  ; MLABCELL_X47_Y36_N57                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y36_N54                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; MLABCELL_X47_Y28_N42                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y28_N27                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; LABCELL_X48_Y34_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y34_N18                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux_002|src0_valid~0                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y34_N42                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux|src2_valid~0                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y38_N42                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y30_N3                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y30_N6                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bit_flipper_0_avalon_slave_0_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y30_N42                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y26_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y26_N0                           ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X59_Y26_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_3_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y26_N0                           ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X61_Y31_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y32_N36                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_5_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                          ; LABCELL_X60_Y32_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y29_N33                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y31_N33                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y31_N42                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y34_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y34_N30                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y25_N21                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X42_Y25_N18                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X43_Y27_N48                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X55_Y27_N27                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y30_N3                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y30_N0                           ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y30_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y26_N33                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y26_N36                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y36_N33                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y40_N39                          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y26_N9                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y26_N15                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y26_N48                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y16_N42                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N54                          ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y38_N12                         ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N0                           ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N3                           ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N36                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N39                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N30                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N33                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; FF_X19_Y38_N14                               ; 47      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y38_N6                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                      ; FF_X19_Y38_N17                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                      ; FF_X19_Y38_N44                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                      ; FF_X19_Y38_N47                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                      ; FF_X19_Y38_N20                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                      ; FF_X19_Y38_N23                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y27_N3                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y27_N24                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y26_N27                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y24_N33                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X42_Y34_N51                          ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X35_Y29_N45                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                           ; FF_X40_Y34_N8                                ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                   ; FF_X39_Y34_N50                               ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                         ; LABCELL_X51_Y34_N0                           ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                          ; LABCELL_X63_Y28_N12                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                              ; FF_X63_Y30_N2                                ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                      ; FF_X63_Y30_N50                               ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                         ; LABCELL_X53_Y33_N0                           ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                          ; LABCELL_X62_Y26_N30                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                              ; FF_X63_Y27_N50                               ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                      ; FF_X62_Y25_N8                                ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                         ; LABCELL_X56_Y35_N33                          ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                          ; LABCELL_X62_Y32_N6                           ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                              ; FF_X60_Y34_N56                               ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                      ; FF_X61_Y34_N8                                ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                 ; LABCELL_X40_Y36_N15                          ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                  ; LABCELL_X36_Y32_N30                          ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                      ; FF_X40_Y32_N32                               ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                              ; FF_X40_Y32_N14                               ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X37_Y38_N6                           ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                    ; LABCELL_X31_Y36_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X31_Y36_N48                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                 ; FF_X33_Y38_N56                               ; 73      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                         ; FF_X30_Y36_N8                                ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                             ; MLABCELL_X47_Y28_N15                         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                              ; LABCELL_X48_Y25_N45                          ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                  ; FF_X50_Y25_N38                               ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                          ; FF_X47_Y25_N14                               ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                             ; MLABCELL_X59_Y28_N54                         ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                              ; LABCELL_X60_Y27_N27                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                  ; FF_X61_Y27_N8                                ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                          ; FF_X57_Y27_N38                               ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                          ; MLABCELL_X47_Y36_N27                         ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                                     ; FF_X46_Y34_N14                               ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                           ; LABCELL_X43_Y33_N0                           ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                               ; FF_X46_Y33_N5                                ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                       ; FF_X46_Y33_N8                                ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                           ; LABCELL_X53_Y34_N3                           ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                            ; LABCELL_X46_Y31_N6                           ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                ; FF_X47_Y30_N59                               ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                        ; FF_X47_Y27_N32                               ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X36_Y43_N57                          ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                            ; LABCELL_X27_Y40_N15                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X30_Y40_N42                          ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                         ; FF_X33_Y41_N50                               ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                 ; FF_X28_Y41_N38                               ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X56_Y32_N6                           ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X56_Y30_N30                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                         ; FF_X60_Y31_N41                               ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                 ; FF_X59_Y30_N38                               ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                          ; LABCELL_X33_Y39_N36                          ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                  ; LABCELL_X27_Y39_N15                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                           ; LABCELL_X27_Y38_N15                          ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                               ; FF_X31_Y40_N2                                ; 98      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                       ; FF_X25_Y39_N44                               ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                ; MLABCELL_X39_Y31_N54                         ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                 ; LABCELL_X36_Y29_N54                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                     ; FF_X39_Y29_N50                               ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                             ; FF_X37_Y28_N14                               ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LABCELL_X40_Y27_N48                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LABCELL_X43_Y28_N42                          ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                    ; FF_X40_Y28_N50                               ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                            ; FF_X42_Y26_N26                               ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                              ; LABCELL_X56_Y26_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                              ; LABCELL_X60_Y26_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                        ; LABCELL_X29_Y35_N33                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:io_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                              ; LABCELL_X30_Y34_N27                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                  ; LABCELL_X42_Y25_N48                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                  ; LABCELL_X55_Y27_N24                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                ; LABCELL_X45_Y26_N33                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                         ; LABCELL_X24_Y40_N3                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                         ; MLABCELL_X25_Y40_N36                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                      ; LABCELL_X24_Y40_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent|m0_write~0                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y40_N21                          ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                               ; LABCELL_X23_Y37_N27                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                                        ; LABCELL_X22_Y37_N12                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                            ; LABCELL_X19_Y38_N27                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                     ; LABCELL_X36_Y27_N21                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                    ; LABCELL_X43_Y24_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator|av_readdata_pre[22]~2                                                                                                                                                                                                                                                   ; LABCELL_X31_Y30_N45                          ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y43_N3                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y43_N12                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y43_N30                         ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y43_N18                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y43_N0                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y35_N18                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                              ; LABCELL_X48_Y33_N30                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                         ; LABCELL_X48_Y36_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                 ; LABCELL_X48_Y36_N24                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                              ; LABCELL_X48_Y36_N12                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                   ; LABCELL_X33_Y31_N18                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                ; LABCELL_X35_Y35_N0                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                     ; MLABCELL_X39_Y44_N3                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                           ; FF_X36_Y44_N26                               ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y42_N0                           ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                                                 ; LABCELL_X42_Y44_N21                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                 ; FF_X42_Y44_N50                               ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                          ; LABCELL_X42_Y38_N48                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_lw_axi_master_wr_to_io_bridge_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                ; FF_X46_Y39_N41                               ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter|always10~3                                                                                                                                                                                                                             ; LABCELL_X31_Y34_N0                           ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_rd_rsp_width_adapter|always9~1                                                                                                                                                                                                                              ; LABCELL_X31_Y34_N39                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|address_reg[2]~0                                                                                                                                                                                                                            ; LABCELL_X37_Y38_N15                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|count~0                                                                                                                                                                                                                                     ; LABCELL_X37_Y38_N9                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                     ; FF_X37_Y38_N14                               ; 52      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg[25]~0                                                                                                                                                                                                                                         ; LABCELL_X35_Y41_N48                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                                                   ; LABCELL_X35_Y35_N30                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                   ; FF_X33_Y39_N14                               ; 89      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2                                                                                                                                                                                                                                        ; LABCELL_X24_Y40_N21                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~1                                                                                                                                                                                                                                         ; LABCELL_X24_Y40_N57                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~8                                                                                                                                                                                                                                              ; LABCELL_X24_Y37_N0                           ; 68      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y36_N33                          ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|always10~3                                                                                                                                                                                                                                                ; LABCELL_X24_Y37_N21                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X47_Y45_N3                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                        ; LABCELL_X40_Y45_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                        ; LABCELL_X45_Y45_N6                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                        ; LABCELL_X43_Y45_N54                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                        ; LABCELL_X43_Y45_N0                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                        ; LABCELL_X40_Y45_N12                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                        ; LABCELL_X40_Y45_N30                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; FF_X43_Y45_N41                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                    ; LABCELL_X43_Y45_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                      ; FF_X43_Y45_N20                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                      ; FF_X43_Y45_N8                                ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                      ; FF_X43_Y45_N5                                ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                      ; FF_X43_Y45_N11                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                      ; FF_X43_Y45_N23                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X48_Y49_N24                          ; 75      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y49_N48                          ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                       ; MLABCELL_X34_Y47_N33                         ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y49_N24                          ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y49_N9                           ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y49_N3                           ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y49_N33                          ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; FF_X40_Y49_N14                               ; 78      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                   ; LABCELL_X40_Y49_N54                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                     ; FF_X40_Y49_N41                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                     ; FF_X40_Y49_N38                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                     ; FF_X40_Y49_N47                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                     ; FF_X40_Y49_N59                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                     ; FF_X40_Y49_N20                               ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|internal_valid~0                                                                                                                                                                                                                                                               ; LABCELL_X46_Y46_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y45_N45                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                       ; FF_X47_Y44_N56                               ; 922     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y11_N51                           ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                  ; FF_X9_Y11_N31                                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; FF_X9_Y11_N38                                ; 4133    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; FF_X9_Y11_N38                                ; 98      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|always0~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y29_N12                          ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPEN391_Computer:u0|bit_flipper:bit_flipper_0|saved_value[17]~0                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y29_N18                          ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|ColourPallette_WE_H                                                                                                                                                                                                                                                                                                                   ; FF_X27_Y48_N37                               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour[5]~2                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y47_N48                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Command[0]~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y47_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Command[8]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y47_N36                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.Idle                                                                                                                                                                                                                                                                                                                     ; FF_X29_Y47_N35                               ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.PalletteReProgram                                                                                                                                                                                                                                                                                                        ; FF_X24_Y51_N26                               ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState.ReadPixel2                                                                                                                                                                                                                                                                                                               ; FF_X24_Y51_N29                               ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sig_AddressOut~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y51_N3                           ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[0]~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N51                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|X1[8]~1                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N30                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[0]~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N42                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Y1[8]~1                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N33                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode2979w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N36                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode2996w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N57                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3006w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N48                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3016w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N6                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3026w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N27                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3036w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N9                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3046w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N18                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3056w[3]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y42_N21                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3078w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N3                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3089w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N45                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3099w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N12                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3109w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N15                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3119w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N42                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3129w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N30                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3139w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N0                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3149w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N33                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3170w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3181w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3191w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3201w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3211w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N9                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3221w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3231w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3241w[3]                                                                                                                                                                                                    ; LABCELL_X35_Y45_N39                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3262w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N3                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3273w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3283w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3293w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3303w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3313w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3323w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N9                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_b|w_anode3333w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y46_N39                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N12                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2617w[3]                                                                                                                                                                                                          ; LABCELL_X35_Y45_N12                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~0                                                                                                                                                                                                        ; LABCELL_X17_Y42_N21                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2637w[3]                                                                                                                                                                                                          ; LABCELL_X35_Y45_N33                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~1                                                                                                                                                                                                        ; LABCELL_X17_Y42_N15                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2657w[3]                                                                                                                                                                                                          ; LABCELL_X35_Y45_N3                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~0                                                                                                                                                                                                        ; LABCELL_X17_Y42_N18                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2677w[3]                                                                                                                                                                                                          ; LABCELL_X35_Y45_N0                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2698w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N0                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2709w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N42                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2719w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N24                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2729w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N3                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2739w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N45                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2749w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N30                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2759w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N27                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2769w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N33                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2789w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N12                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2800w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N54                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2810w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N51                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2820w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N30                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2830w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N42                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2840w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N0                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2850w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N45                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2860w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N3                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2880w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N21                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2891w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N48                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2901w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N54                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2911w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N39                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2921w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N51                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2931w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N15                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2941w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N12                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2951w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N18                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode2979w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N9                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode2996w[3]~0                                                                                                                                                                                                  ; LABCELL_X27_Y45_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3006w[3]~0                                                                                                                                                                                                  ; LABCELL_X31_Y43_N0                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3016w[3]~0                                                                                                                                                                                                  ; LABCELL_X27_Y45_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3026w[3]~0                                                                                                                                                                                                  ; LABCELL_X27_Y45_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3036w[3]~0                                                                                                                                                                                                  ; LABCELL_X27_Y45_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3046w[3]~0                                                                                                                                                                                                  ; LABCELL_X27_Y45_N24                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3056w[3]~0                                                                                                                                                                                                  ; LABCELL_X31_Y43_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3078w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N15                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3089w[3]                                                                                                                                                                                                    ; MLABCELL_X25_Y51_N36                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3099w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3109w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3119w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3129w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3139w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3149w[3]                                                                                                                                                                                                    ; LABCELL_X29_Y49_N0                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3170w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3181w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N39                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3191w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3201w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3211w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N6                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3221w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3231w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N3                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3241w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N6                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3262w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3273w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3283w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3293w[3]                                                                                                                                                                                                    ; LABCELL_X29_Y49_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3303w[3]                                                                                                                                                                                                    ; LABCELL_X31_Y43_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3313w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N18                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3323w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N0                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_l2a:rden_decode_a|w_anode3333w[3]                                                                                                                                                                                                    ; LABCELL_X27_Y45_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2600w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N48                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2617w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N9                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2627w[3]~0                                                                                                                                                                                                        ; LABCELL_X17_Y42_N39                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2637w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N54                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2647w[3]~1                                                                                                                                                                                                        ; LABCELL_X17_Y42_N51                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2657w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N57                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2667w[3]~0                                                                                                                                                                                                        ; LABCELL_X17_Y42_N36                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2677w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N6                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2698w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N24                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2709w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N33                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2719w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N27                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2729w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N30                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2739w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N3                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2749w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N42                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2759w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N0                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2769w[3]                                                                                                                                                                                                          ; LABCELL_X17_Y42_N45                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2789w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N27                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2800w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N21                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2810w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N36                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2820w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N15                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2830w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N39                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2840w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N57                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2850w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N6                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2860w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N24                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2880w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y46_N0                           ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2891w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N48                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2901w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y46_N54                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2911w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y46_N27                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2921w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N57                         ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2931w[3]                                                                                                                                                                                                          ; MLABCELL_X34_Y45_N6                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2941w[3]                                                                                                                                                                                                          ; LABCELL_X31_Y46_N45                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|decode_sma:decode3|w_anode2951w[3]                                                                                                                                                                                                          ; LABCELL_X37_Y47_N33                          ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Equal0~1                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y51_N24                         ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|Equal4~2                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y51_N9                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock                                                                                                                                                                                                                                                                                                                          ; FF_X25_Y51_N26                               ; 15      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y19_N1                   ; 22      ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y53_N0                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y53_N21                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|C_LD~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y56_N24                         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y56_N21                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y53_N18                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y53_N12                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[14]~3                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y56_N51                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[8]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y54_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y53_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y53_N36                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y53_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_decode_3to8:u19|Y~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y53_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y53_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y53_N0                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|process_0~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y53_N24                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                        ; FF_X13_Y53_N2                                ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y57_N48                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y57_N36                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y57_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                             ; FF_X16_Y55_N47                               ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y56_N48                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y54_N24                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[1]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y56_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[2]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y54_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[1]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y54_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[1]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y56_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y55_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y54_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y54_N21                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|C_LD~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y56_N12                         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y55_N51                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y54_N18                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y54_N48                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[14]~3                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N18                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[8]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y56_N51                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y54_N6                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y54_N0                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y54_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_decode_3to8:u19|Y~4                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y54_N57                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y57_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[3]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y57_N48                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|process_0~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y57_N45                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                         ; FF_X23_Y57_N50                               ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]~1                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y54_N18                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y54_N6                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y54_N42                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                              ; FF_X27_Y56_N14                               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y56_N9                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y53_N33                         ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]~2                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y53_N42                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]~2                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y53_N18                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[2]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y56_N0                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y56_N36                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]~2                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y54_N42                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y49_N18                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y49_N48                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|C_LD~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y51_N57                         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y51_N3                           ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y49_N51                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y49_N9                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[4]~3                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y50_N48                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[8]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y51_N15                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y49_N24                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_decode_3to8:u19|Y~2                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y49_N33                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_decode_3to8:u19|Y~3                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y49_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_decode_3to8:u19|Y~4                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y49_N12                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y48_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y48_N42                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|process_0~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y48_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                         ; FF_X17_Y48_N44                               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y51_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y52_N0                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y52_N6                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                              ; FF_X19_Y51_N14                               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y49_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y51_N15                         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y49_N45                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y49_N9                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[4]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y49_N36                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y52_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[5]~2                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y51_N24                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_edge_det:U3|re                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y47_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|WR_IER~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y47_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|C_LD~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y46_N18                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|Equal0~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y45_N6                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|LB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y47_N42                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|UB_LD~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y47_N36                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[10]~3                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y45_N3                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[8]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y46_N33                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_decode_3to8:u19|Y~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y47_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_decode_3to8:u19|Y~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y47_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_decode_3to8:u19|Y~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y47_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_decode_3to8:u19|Y~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y47_N18                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y46_N12                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y46_N54                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|process_0~1                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y46_N36                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|srst_w                                                                                                                                                                                                                                                                                                         ; FF_X21_Y46_N56                               ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y44_N39                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[1]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y44_N24                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|process_0~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y44_N12                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|srst_w                                                                                                                                                                                                                                                                                                              ; FF_X22_Y44_N11                               ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|Parity_ER~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y45_N12                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|clr_D~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y45_N42                          ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y45_N30                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y45_N9                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[6]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y45_N45                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y44_N36                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[0]~2                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y44_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 671     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                ; FF_X6_Y4_N59                                 ; 117     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4                                                                                   ; LABCELL_X7_Y4_N15                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                     ; MLABCELL_X8_Y4_N15                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                        ; LABCELL_X7_Y5_N30                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                        ; LABCELL_X9_Y4_N42                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                        ; LABCELL_X9_Y4_N45                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4                                                                                          ; LABCELL_X10_Y4_N36                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7                                                                                          ; LABCELL_X7_Y6_N12                            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                           ; LABCELL_X4_Y4_N21                            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                             ; LABCELL_X4_Y4_N12                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                   ; LABCELL_X10_Y4_N42                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                                                                                 ; LABCELL_X10_Y4_N24                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                                 ; MLABCELL_X6_Y5_N30                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                   ; LABCELL_X4_Y4_N0                             ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                              ; LABCELL_X4_Y4_N3                             ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                     ; FF_X3_Y4_N11                                 ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                    ; FF_X4_Y4_N17                                 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                     ; FF_X2_Y4_N29                                 ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                     ; FF_X7_Y4_N14                                 ; 188     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                              ; LABCELL_X4_Y4_N51                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                    ; FF_X4_Y4_N32                                 ; 152     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                  ; LABCELL_X7_Y5_N12                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                            ; PIN_AF14                              ; 1896    ; Global Clock         ; GCLK5            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK14           ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]       ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 5862    ; Global Clock         ; GCLK6            ; --                        ;
; CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]       ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 1       ; Global Clock         ; GCLK4            ; --                        ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                               ; FF_X9_Y11_N38                         ; 4133    ; Global Clock         ; GCLK2            ; --                        ;
; Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y19_N1            ; 22      ; Global Clock         ; GCLK7            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                              ; 6311    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[13]                                                ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[12]                                                ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[11]                                                ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[10]                                                ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[9]                                                 ; 1024    ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Sram_DataOut[8]                                                 ; 1024    ;
; CPEN391_Computer:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 922     ;
; altera_internal_jtag~TCKUTAP                                                                                                                      ; 671     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X14_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; CPEN391_Computer:u0|CPEN391_Computer_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_nib2:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; CPEN391_Computer_Onchip_SRAM.hex ; M10K_X14_Y32_N0, M10K_X14_Y36_N0, M10K_X14_Y34_N0, M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                             ; M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Graphics_and_Video_Controller:GraphicsController1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 1536    ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 1           ; 0     ; ColourPallette_2PortRam.mif      ; M10K_X26_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst10|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; Single Clock ; 262144       ; 6            ; 262144       ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 1572864 ; 262144                      ; 6                           ; 262144                      ; 6                           ; 1572864             ; 192         ; 0     ; None                             ; M10K_X14_Y27_N0, M10K_X26_Y25_N0, M10K_X38_Y32_N0, M10K_X41_Y19_N0, M10K_X38_Y53_N0, M10K_X38_Y47_N0, M10K_X41_Y59_N0, M10K_X14_Y63_N0, M10K_X76_Y30_N0, M10K_X38_Y34_N0, M10K_X26_Y19_N0, M10K_X26_Y30_N0, M10K_X41_Y63_N0, M10K_X49_Y73_N0, M10K_X41_Y57_N0, M10K_X38_Y72_N0, M10K_X58_Y24_N0, M10K_X58_Y21_N0, M10K_X58_Y22_N0, M10K_X58_Y18_N0, M10K_X76_Y36_N0, M10K_X76_Y34_N0, M10K_X76_Y33_N0, M10K_X76_Y32_N0, M10K_X41_Y73_N0, M10K_X49_Y68_N0, M10K_X26_Y72_N0, M10K_X38_Y73_N0, M10K_X26_Y71_N0, M10K_X26_Y69_N0, M10K_X14_Y66_N0, M10K_X38_Y38_N0, M10K_X14_Y64_N0, M10K_X38_Y55_N0, M10K_X26_Y11_N0, M10K_X26_Y61_N0, M10K_X14_Y47_N0, M10K_X49_Y56_N0, M10K_X38_Y74_N0, M10K_X38_Y60_N0, M10K_X49_Y34_N0, M10K_X41_Y52_N0, M10K_X5_Y33_N0, M10K_X38_Y69_N0, M10K_X5_Y51_N0, M10K_X26_Y50_N0, M10K_X38_Y56_N0, M10K_X41_Y76_N0, M10K_X26_Y12_N0, M10K_X26_Y13_N0, M10K_X26_Y15_N0, M10K_X14_Y17_N0, M10K_X26_Y22_N0, M10K_X26_Y21_N0, M10K_X49_Y22_N0, M10K_X14_Y22_N0, M10K_X49_Y19_N0, M10K_X41_Y68_N0, M10K_X5_Y49_N0, M10K_X49_Y15_N0, M10K_X26_Y47_N0, M10K_X38_Y50_N0, M10K_X38_Y57_N0, M10K_X41_Y69_N0, M10K_X41_Y17_N0, M10K_X41_Y15_N0, M10K_X41_Y11_N0, M10K_X41_Y14_N0, M10K_X41_Y10_N0, M10K_X49_Y18_N0, M10K_X41_Y8_N0, M10K_X41_Y23_N0, M10K_X38_Y12_N0, M10K_X41_Y12_N0, M10K_X49_Y14_N0, M10K_X41_Y16_N0, M10K_X49_Y16_N0, M10K_X41_Y13_N0, M10K_X58_Y16_N0, M10K_X41_Y18_N0, M10K_X41_Y22_N0, M10K_X38_Y20_N0, M10K_X38_Y19_N0, M10K_X41_Y20_N0, M10K_X49_Y35_N0, M10K_X49_Y36_N0, M10K_X41_Y36_N0, M10K_X38_Y42_N0, M10K_X49_Y30_N0, M10K_X41_Y25_N0, M10K_X76_Y28_N0, M10K_X58_Y20_N0, M10K_X38_Y23_N0, M10K_X38_Y16_N0, M10K_X49_Y20_N0, M10K_X38_Y22_N0, M10K_X26_Y31_N0, M10K_X26_Y24_N0, M10K_X14_Y18_N0, M10K_X49_Y17_N0, M10K_X41_Y47_N0, M10K_X49_Y52_N0, M10K_X26_Y55_N0, M10K_X26_Y60_N0, M10K_X69_Y36_N0, M10K_X5_Y39_N0, M10K_X14_Y37_N0, M10K_X38_Y18_N0, M10K_X26_Y51_N0, M10K_X26_Y73_N0, M10K_X14_Y57_N0, M10K_X41_Y53_N0, M10K_X49_Y25_N0, M10K_X26_Y17_N0, M10K_X58_Y23_N0, M10K_X14_Y25_N0, M10K_X49_Y24_N0, M10K_X58_Y35_N0, M10K_X76_Y29_N0, M10K_X41_Y35_N0, M10K_X38_Y67_N0, M10K_X41_Y75_N0, M10K_X26_Y63_N0, M10K_X38_Y54_N0, M10K_X26_Y54_N0, M10K_X38_Y63_N0, M10K_X41_Y67_N0, M10K_X26_Y64_N0, M10K_X41_Y50_N0, M10K_X14_Y70_N0, M10K_X14_Y48_N0, M10K_X5_Y55_N0, M10K_X14_Y46_N0, M10K_X49_Y60_N0, M10K_X41_Y74_N0, M10K_X38_Y75_N0, M10K_X38_Y10_N0, M10K_X14_Y60_N0, M10K_X41_Y49_N0, M10K_X41_Y65_N0, M10K_X49_Y50_N0, M10K_X38_Y62_N0, M10K_X41_Y72_N0, M10K_X26_Y74_N0, M10K_X38_Y36_N0, M10K_X41_Y56_N0, M10K_X49_Y13_N0, M10K_X41_Y58_N0, M10K_X14_Y21_N0, M10K_X49_Y45_N0, M10K_X49_Y69_N0, M10K_X26_Y62_N0, M10K_X38_Y46_N0, M10K_X49_Y63_N0, M10K_X5_Y48_N0, M10K_X38_Y76_N0, M10K_X5_Y47_N0, M10K_X49_Y55_N0, M10K_X49_Y67_N0, M10K_X49_Y72_N0, M10K_X38_Y39_N0, M10K_X49_Y39_N0, M10K_X38_Y37_N0, M10K_X26_Y40_N0, M10K_X26_Y39_N0, M10K_X26_Y38_N0, M10K_X41_Y39_N0, M10K_X58_Y36_N0, M10K_X69_Y23_N0, M10K_X41_Y21_N0, M10K_X58_Y34_N0, M10K_X49_Y29_N0, M10K_X14_Y65_N0, M10K_X14_Y69_N0, M10K_X26_Y53_N0, M10K_X14_Y58_N0, M10K_X26_Y41_N0, M10K_X41_Y38_N0, M10K_X49_Y40_N0, M10K_X26_Y42_N0, M10K_X41_Y42_N0, M10K_X14_Y40_N0, M10K_X38_Y41_N0, M10K_X49_Y43_N0, M10K_X26_Y33_N0, M10K_X14_Y29_N0, M10K_X69_Y29_N0, M10K_X26_Y20_N0, M10K_X26_Y27_N0, M10K_X38_Y43_N0, M10K_X49_Y42_N0, M10K_X5_Y53_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsFrameBufferMemory:inst1|VideoRamFrameBuffer:inst11|altsyncram:altsyncram_component|altsyncram_rv14:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; Single Clock ; 262144       ; 6            ; 262144       ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 1572864 ; 262144                      ; 6                           ; 262144                      ; 6                           ; 1572864             ; 192         ; 0     ; None                             ; M10K_X41_Y44_N0, M10K_X26_Y56_N0, M10K_X5_Y37_N0, M10K_X14_Y44_N0, M10K_X41_Y41_N0, M10K_X49_Y41_N0, M10K_X14_Y41_N0, M10K_X41_Y43_N0, M10K_X14_Y49_N0, M10K_X69_Y25_N0, M10K_X14_Y35_N0, M10K_X14_Y51_N0, M10K_X49_Y53_N0, M10K_X41_Y51_N0, M10K_X38_Y49_N0, M10K_X49_Y57_N0, M10K_X5_Y34_N0, M10K_X26_Y32_N0, M10K_X14_Y13_N0, M10K_X26_Y35_N0, M10K_X69_Y32_N0, M10K_X69_Y33_N0, M10K_X58_Y33_N0, M10K_X49_Y33_N0, M10K_X5_Y35_N0, M10K_X38_Y70_N0, M10K_X5_Y43_N0, M10K_X49_Y38_N0, M10K_X14_Y68_N0, M10K_X5_Y45_N0, M10K_X41_Y64_N0, M10K_X5_Y40_N0, M10K_X26_Y68_N0, M10K_X26_Y66_N0, M10K_X49_Y48_N0, M10K_X14_Y61_N0, M10K_X26_Y28_N0, M10K_X41_Y60_N0, M10K_X14_Y56_N0, M10K_X49_Y58_N0, M10K_X41_Y24_N0, M10K_X41_Y70_N0, M10K_X5_Y50_N0, M10K_X49_Y70_N0, M10K_X41_Y54_N0, M10K_X49_Y66_N0, M10K_X38_Y65_N0, M10K_X41_Y77_N0, M10K_X26_Y14_N0, M10K_X38_Y9_N0, M10K_X14_Y20_N0, M10K_X49_Y21_N0, M10K_X41_Y37_N0, M10K_X41_Y32_N0, M10K_X38_Y33_N0, M10K_X41_Y33_N0, M10K_X38_Y48_N0, M10K_X49_Y65_N0, M10K_X14_Y52_N0, M10K_X38_Y61_N0, M10K_X26_Y46_N0, M10K_X49_Y54_N0, M10K_X41_Y61_N0, M10K_X38_Y68_N0, M10K_X38_Y17_N0, M10K_X38_Y8_N0, M10K_X38_Y13_N0, M10K_X38_Y15_N0, M10K_X14_Y15_N0, M10K_X58_Y29_N0, M10K_X58_Y19_N0, M10K_X14_Y38_N0, M10K_X26_Y23_N0, M10K_X26_Y16_N0, M10K_X26_Y18_N0, M10K_X26_Y26_N0, M10K_X49_Y23_N0, M10K_X26_Y37_N0, M10K_X14_Y23_N0, M10K_X14_Y39_N0, M10K_X38_Y25_N0, M10K_X38_Y28_N0, M10K_X38_Y11_N0, M10K_X49_Y27_N0, M10K_X26_Y34_N0, M10K_X14_Y31_N0, M10K_X38_Y21_N0, M10K_X41_Y26_N0, M10K_X38_Y27_N0, M10K_X49_Y26_N0, M10K_X38_Y26_N0, M10K_X38_Y24_N0, M10K_X58_Y25_N0, M10K_X49_Y31_N0, M10K_X14_Y26_N0, M10K_X38_Y35_N0, M10K_X14_Y42_N0, M10K_X14_Y43_N0, M10K_X5_Y44_N0, M10K_X76_Y35_N0, M10K_X38_Y58_N0, M10K_X49_Y62_N0, M10K_X26_Y59_N0, M10K_X49_Y59_N0, M10K_X38_Y45_N0, M10K_X49_Y44_N0, M10K_X41_Y45_N0, M10K_X41_Y46_N0, M10K_X38_Y64_N0, M10K_X41_Y66_N0, M10K_X5_Y32_N0, M10K_X41_Y62_N0, M10K_X14_Y30_N0, M10K_X26_Y43_N0, M10K_X5_Y41_N0, M10K_X26_Y45_N0, M10K_X76_Y31_N0, M10K_X69_Y35_N0, M10K_X69_Y34_N0, M10K_X41_Y34_N0, M10K_X14_Y59_N0, M10K_X26_Y58_N0, M10K_X14_Y67_N0, M10K_X38_Y71_N0, M10K_X38_Y44_N0, M10K_X14_Y54_N0, M10K_X49_Y49_N0, M10K_X38_Y66_N0, M10K_X26_Y44_N0, M10K_X26_Y67_N0, M10K_X14_Y24_N0, M10K_X38_Y52_N0, M10K_X49_Y47_N0, M10K_X38_Y59_N0, M10K_X5_Y54_N0, M10K_X49_Y64_N0, M10K_X26_Y48_N0, M10K_X41_Y71_N0, M10K_X5_Y42_N0, M10K_X49_Y71_N0, M10K_X14_Y45_N0, M10K_X49_Y61_N0, M10K_X14_Y62_N0, M10K_X38_Y77_N0, M10K_X14_Y53_N0, M10K_X14_Y55_N0, M10K_X41_Y9_N0, M10K_X5_Y52_N0, M10K_X5_Y36_N0, M10K_X49_Y46_N0, M10K_X38_Y51_N0, M10K_X41_Y55_N0, M10K_X41_Y48_N0, M10K_X49_Y51_N0, M10K_X26_Y36_N0, M10K_X26_Y65_N0, M10K_X5_Y46_N0, M10K_X26_Y52_N0, M10K_X14_Y50_N0, M10K_X26_Y70_N0, M10K_X14_Y28_N0, M10K_X38_Y29_N0, M10K_X14_Y19_N0, M10K_X26_Y29_N0, M10K_X38_Y14_N0, M10K_X58_Y15_N0, M10K_X49_Y32_N0, M10K_X41_Y40_N0, M10K_X69_Y26_N0, M10K_X69_Y24_N0, M10K_X69_Y30_N0, M10K_X69_Y27_N0, M10K_X14_Y14_N0, M10K_X5_Y38_N0, M10K_X58_Y17_N0, M10K_X38_Y40_N0, M10K_X41_Y30_N0, M10K_X58_Y32_N0, M10K_X41_Y29_N0, M10K_X58_Y30_N0, M10K_X49_Y28_N0, M10K_X58_Y31_N0, M10K_X69_Y28_N0, M10K_X38_Y31_N0, M10K_X58_Y28_N0, M10K_X41_Y27_N0, M10K_X58_Y27_N0, M10K_X58_Y26_N0, M10K_X41_Y28_N0, M10K_X41_Y31_N0, M10K_X69_Y31_N0, M10K_X38_Y30_N0           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; no                     ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 0           ; 1     ; None                             ; LAB_X15_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None                             ; LAB_X15_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 1           ; 0     ; None                             ; M10K_X26_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None                             ; LAB_X28_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; no                     ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 0           ; 1     ; None                             ; LAB_X15_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None                             ; LAB_X15_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; no                     ; no                      ; 176     ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 0           ; 1     ; None                             ; LAB_X15_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; no                     ; no                      ; 128     ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None                             ; LAB_X25_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 32,764 / 289,320 ( 11 % ) ;
; C12 interconnects                           ; 1,897 / 13,420 ( 14 % )   ;
; C2 interconnects                            ; 9,820 / 119,108 ( 8 % )   ;
; C4 interconnects                            ; 7,498 / 56,300 ( 13 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,441 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 6 / 16 ( 38 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 138 / 287 ( 48 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 176 / 282 ( 62 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 5 / 64 ( 8 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,016 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,107 / 12,676 ( 17 % )   ;
; R14/C12 interconnect drivers                ; 3,367 / 20,720 ( 16 % )   ;
; R3 interconnects                            ; 13,745 / 130,992 ( 10 % ) ;
; R6 interconnects                            ; 22,228 / 266,960 ( 8 % )  ;
; Spine clocks                                ; 33 / 360 ( 9 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 266          ; 38           ; 266          ; 0            ; 32           ; 342       ; 266          ; 0            ; 342       ; 342       ; 54           ; 46           ; 0            ; 0            ; 0            ; 54           ; 46           ; 0            ; 0            ; 0            ; 70           ; 46           ; 100          ; 0            ; 0            ; 0            ; 0            ; 248          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 304          ; 76           ; 342          ; 310          ; 0         ; 76           ; 342          ; 0         ; 0         ; 288          ; 296          ; 342          ; 342          ; 342          ; 288          ; 296          ; 342          ; 342          ; 342          ; 272          ; 296          ; 242          ; 342          ; 342          ; 342          ; 342          ; 94           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; VGA_BLANK_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                            ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                       ; Destination Clock(s)                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk          ; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 788.7             ;
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                          ; 629.5             ;
; CLOCK_50,u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 246.4             ;
; CLOCK_50                                                                              ; CLOCK_50                                                                     ; 242.9             ;
; CLOCK_50                                                                              ; u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 143.3             ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[2]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                     ; 5.936             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[4]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                     ; 5.899             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[0]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 5.879             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[3]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                     ; 5.879             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[6]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                     ; 5.874             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[7]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                     ; 5.859             ;
; IO_ACK_WIRE                                                                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 5.664             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[5]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                     ; 5.662             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[0]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 5.647             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst9|gh_register_ce:u2|Q[1]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                     ; 5.646             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[2]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                     ; 5.608             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[3]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                     ; 5.607             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[4]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                     ; 5.605             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Idle_H                                                                                                                                                              ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 5.562             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[0]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 5.476             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[5]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                     ; 5.383             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[1]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                     ; 5.337             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[6]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                     ; 5.258             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst7|gh_register_ce:u2|Q[7]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                     ; 5.246             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[6]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                     ; 5.157             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[2]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                     ; 5.155             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[1]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                     ; 5.152             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[0]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 5.147             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[7]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                     ; 5.146             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[4]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                     ; 5.144             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[5]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                     ; 5.137             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[7]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[7]                                                                                                                                                                     ; 5.135             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[3]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                     ; 5.075             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[6]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[6]                                                                                                                                                                     ; 5.065             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[2]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                     ; 5.061             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[1]                                                                                                                                                     ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                     ; 5.052             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_register_ce:u2|Q[3]                                                                                                                                                                    ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                     ; 5.048             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[4]                                                                                                                                                     ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                     ; 5.045             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[4]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                     ; 4.886             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[1]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[1]                                                                                                                                                                     ; 4.852             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[5]                                                                                                                                                     ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                     ; 4.749             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[0]                                                                                                                                                     ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.669             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[2]                                                                                                                                                     ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[2]                                                                                                                                                                     ; 4.631             ;
; Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|Colour_Latch[3]                                                                                                                                                     ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[3]                                                                                                                                                                     ; 4.629             ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_register_ce:u2|Q[5]                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[5]                                                                                                                                                                     ; 4.577             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|rw                                                                                                                                                                                           ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[3]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[2]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[4]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[5]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[13]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[14]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[12]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[15]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[7]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[6]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[10]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[11]                                                                                                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[9]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[8]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|bus_enable                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|address[1]                                                                                                                                                                                   ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[0]                                                                                                                                                                     ; 4.126             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]             ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.524             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[7]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[5]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[6]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[3]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[2]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[4]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[1]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|time_out_counter[0]                                                                                                                                                                          ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]             ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]             ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE         ; 3.502             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.845             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.845             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.845             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]         ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.845             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.822             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.822             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.756             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.756             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.756             ;
; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|byte_enable[0]                                                                                                                                                                               ; CPEN391_Computer:u0|CPEN391_Computer_IO_Bridge:io_bridge|avalon_readdata[4]                                                                                                                                                                     ; 2.691             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.515             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.515             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.318             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.318             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 2.318             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|use_reg                                                             ; 2.269             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold         ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_io_bridge_avalon_slave_cmd_width_adapter|use_reg                                                             ; 2.269             ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1499                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.761             ;
; CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1490                                                                                                  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.752             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.725             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                  ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.701             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.701             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.701             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.701             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]               ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.701             ;
; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                        ; CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                            ; 1.701             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "CPEN391_Project"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 338 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 76
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G14
    Info (11162): Graphics_and_Video_Controller:GraphicsController1|VGA_CLOCK_GEN:inst12|VGA_CLOCK_GEN_0002:vga_clock_gen_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G7
    Info (11162): CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 5640 fanout uses global clock CLKCTRL_G6
    Info (11162): CPEN391_Computer:u0|CPEN391_Computer_System_PLL:system_pll|CPEN391_Computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 2144 fanout uses global clock CLKCTRL_G5
    Info (11162): CPEN391_Computer:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 3883 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'CPEN391_Soc.sdc'
Warning (332174): Ignored filter at CPEN391_SoC.sdc(14): TD_CLK27 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 14
Warning (332049): Ignored create_clock at CPEN391_SoC.sdc(14): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 14
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 14
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name {u0|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at CPEN391_SoC.sdc(56): TD_DATA* could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 56
Warning (332174): Ignored filter at CPEN391_SoC.sdc(56): tv_27m could not be matched with a clock File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 56
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 56
    Info (332050): set_input_delay -max -clock tv_27m 3.692 [get_ports TD_DATA*] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 56
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument -clock is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 56
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 57
    Info (332050): set_input_delay -min -clock tv_27m 2.492 [get_ports TD_DATA*] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 57
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument -clock is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 57
Warning (332174): Ignored filter at CPEN391_SoC.sdc(58): TD_HS could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 58
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 58
    Info (332050): set_input_delay -max -clock tv_27m 3.654 [get_ports TD_HS] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 58
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument -clock is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 58
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 59
    Info (332050): set_input_delay -min -clock tv_27m 2.454 [get_ports TD_HS] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 59
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument -clock is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 59
Warning (332174): Ignored filter at CPEN391_SoC.sdc(60): TD_VS could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 60
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 60
    Info (332050): set_input_delay -max -clock tv_27m 3.656 [get_ports TD_VS] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 60
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument -clock is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 60
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 61
    Info (332050): set_input_delay -min -clock tv_27m 2.456 [get_ports TD_VS] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 61
Warning (332049): Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument -clock is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 61
Warning (332174): Ignored filter at CPEN391_SoC.sdc(93): VGA_BLANK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 93
Warning (332049): Ignored set_output_delay at CPEN391_SoC.sdc(93): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 93
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 93
Warning (332049): Ignored set_output_delay at CPEN391_SoC.sdc(94): Argument <targets> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 94
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc Line: 94
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 84
Warning (332174): Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc Line: 86
Warning (332060): Node: Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: u0|arm_a9_hps|fpga_interfaces|fpga2hps|clk  to: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: u0|arm_a9_hps|fpga_interfaces|hps2fpga|clk  to: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 29 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   33.333 GraphicsController1|inst12|vga_clock_gen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.000 u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 u0|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 u0|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 54 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:57
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 65 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 65 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:41
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:43
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:28
Info (11888): Total time spent on timing analysis during the Fitter is 57.90 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:27
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[15] has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[19] has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[30] has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_0[10] has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 53
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[1] has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin GPIO_1[10] has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 54
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 123
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 71
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 71
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 71
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 71
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 72
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 72
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 72
    Info (169185): Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 72
Info (144001): Generated suppressed messages file C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 232 warnings
    Info: Peak virtual memory: 8614 megabytes
    Info: Processing ended: Mon Apr 12 07:41:48 2021
    Info: Elapsed time: 00:10:09
    Info: Total CPU time (on all processors): 00:29:58


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/ThinkPad/Documents/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.fit.smsg.


