<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3'" level="0">
<item name = "Date">Thu May  9 15:36:54 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D1</item>
<item name = "Solution">comb_43 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.375 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_3">3, 3, 1, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 198, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 0, 206, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 101, -</column>
<column name="Register">-, -, 423, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_63_1_1_U50">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U51">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mux_7_3_32_1_1_U54">mux_7_3_32_1_1, 0, 0, 0, 37, 0</column>
<column name="mux_8_3_32_1_1_U52">mux_8_3_32_1_1, 0, 0, 0, 43, 0</column>
<column name="mux_8_3_64_1_1_U53">mux_8_3_64_1_1, 0, 0, 0, 43, 0</column>
<column name="mux_8_3_64_1_1_U55">mux_8_3_64_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln44_fu_492_p2">+, 0, 0, 12, 4, 2</column>
<column name="arr_6_fu_374_p2">+, 0, 0, 71, 64, 64</column>
<column name="arr_7_fu_436_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp_8_fu_322_p9">-, 0, 0, 10, 2, 3</column>
<column name="tmp_s_fu_386_p8">-, 0, 0, 10, 1, 3</column>
<column name="ap_condition_325">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_328">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_334">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_337">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_340">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln44_fu_288_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="arr_1_fu_98">9, 2, 64, 128</column>
<column name="arr_2_fu_102">14, 3, 64, 192</column>
<column name="arr_3_fu_106">14, 3, 64, 192</column>
<column name="arr_4_fu_110">14, 3, 64, 192</column>
<column name="arr_5_fu_114">14, 3, 64, 192</column>
<column name="arr_fu_94">9, 2, 64, 128</column>
<column name="i_2_fu_90">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="arr_1_fu_98">64, 0, 64, 0</column>
<column name="arr_2_fu_102">64, 0, 64, 0</column>
<column name="arr_3_fu_106">64, 0, 64, 0</column>
<column name="arr_4_fu_110">64, 0, 64, 0</column>
<column name="arr_5_fu_114">64, 0, 64, 0</column>
<column name="arr_fu_94">64, 0, 64, 0</column>
<column name="i_2_fu_90">4, 0, 4, 0</column>
<column name="zext_ln50_cast_reg_620">32, 0, 63, 31</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, return value</column>
<column name="arr_6_reload">in, 64, ap_none, arr_6_reload, scalar</column>
<column name="arr_5_reload">in, 64, ap_none, arr_5_reload, scalar</column>
<column name="arr_4_reload">in, 64, ap_none, arr_4_reload, scalar</column>
<column name="arr_3_reload">in, 64, ap_none, arr_3_reload, scalar</column>
<column name="arr_2_reload">in, 64, ap_none, arr_2_reload, scalar</column>
<column name="arr_1_reload">in, 64, ap_none, arr_1_reload, scalar</column>
<column name="arg1_r_3_reload">in, 32, ap_none, arg1_r_3_reload, scalar</column>
<column name="arg1_r_4_reload">in, 32, ap_none, arg1_r_4_reload, scalar</column>
<column name="arg1_r_5_reload">in, 32, ap_none, arg1_r_5_reload, scalar</column>
<column name="arg1_r_6_reload">in, 32, ap_none, arg1_r_6_reload, scalar</column>
<column name="arg1_r_7_reload">in, 32, ap_none, arg1_r_7_reload, scalar</column>
<column name="zext_ln50">in, 32, ap_none, zext_ln50, scalar</column>
<column name="arg1_r_2_reload">in, 32, ap_none, arg1_r_2_reload, scalar</column>
<column name="arr_25_out">out, 64, ap_vld, arr_25_out, pointer</column>
<column name="arr_25_out_ap_vld">out, 1, ap_vld, arr_25_out, pointer</column>
<column name="arr_24_out">out, 64, ap_vld, arr_24_out, pointer</column>
<column name="arr_24_out_ap_vld">out, 1, ap_vld, arr_24_out, pointer</column>
<column name="arr_23_out">out, 64, ap_vld, arr_23_out, pointer</column>
<column name="arr_23_out_ap_vld">out, 1, ap_vld, arr_23_out, pointer</column>
<column name="arr_22_out">out, 64, ap_vld, arr_22_out, pointer</column>
<column name="arr_22_out_ap_vld">out, 1, ap_vld, arr_22_out, pointer</column>
<column name="arr_21_out">out, 64, ap_vld, arr_21_out, pointer</column>
<column name="arr_21_out_ap_vld">out, 1, ap_vld, arr_21_out, pointer</column>
<column name="arr_20_out">out, 64, ap_vld, arr_20_out, pointer</column>
<column name="arr_20_out_ap_vld">out, 1, ap_vld, arr_20_out, pointer</column>
</table>
</item>
</section>
</profile>
