[{"DBLP title": "Sparse matrix computations on manycore GPU's.", "DBLP authors": ["Michael Garland"], "year": 2008, "MAG papers": [{"PaperId": 2128131218, "PaperTitle": "sparse matrix computations on manycore gpu s", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 101, "Affiliations": ["nvidia"]}], "source": "ES"}, {"DBLP title": "Parallel programming: can we PLEASE get it right this time?", "DBLP authors": ["Tim Mattson", "Michael Wrinn"], "year": 2008, "MAG papers": [{"PaperId": 2121845205, "PaperTitle": "parallel programming can we please get it right this time", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["intel", "intel"]}], "source": "ES"}, {"DBLP title": "Parallelizing CAD: a timely research agenda for EDA.", "DBLP authors": ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "year": 2008, "MAG papers": [{"PaperId": 2143006079, "PaperTitle": "parallelizing cad a timely research agenda for eda", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Functionally linear decomposition and synthesis of logic circuits for FPGAs.", "DBLP authors": ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "year": 2008, "MAG papers": [{"PaperId": 2008284187, "PaperTitle": "functionally linear decomposition and synthesis of logic circuits for fpgas", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of toronto", "university of toronto"]}, {"PaperId": 2153690766, "PaperTitle": "functionally linear decomposition and synthesis of logic circuits for fpgas", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "FPGA area reduction by multi-output function based sequential resynthesis.", "DBLP authors": ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "year": 2008, "MAG papers": [{"PaperId": 2100249453, "PaperTitle": "fpga area reduction by multi output function based sequential resynthesis", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A generalized network flow based algorithm for power-aware FPGA memory mapping.", "DBLP authors": ["Tien-Yuan Hsu", "Ting-Chi Wang"], "year": 2008, "MAG papers": [{"PaperId": 2136413649, "PaperTitle": "a generalized network flow based algorithm for power aware fpga memory mapping", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Enhancing timing-driven FPGA placement for pipelined netlists.", "DBLP authors": ["Kenneth Eguro", "Scott Hauck"], "year": 2008, "MAG papers": [{"PaperId": 2159108520, "PaperTitle": "enhancing timing driven fpga placement for pipelined netlists", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations.", "DBLP authors": ["Xin Li", "Hongzhou Liu"], "year": 2008, "MAG papers": [{"PaperId": 2167508000, "PaperTitle": "statistical regression for efficient high dimensional modeling of analog and mixed signal performance variations", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["carnegie mellon university", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Topology synthesis of analog circuits based on adaptively generated building blocks.", "DBLP authors": ["Angan Das", "Ranga Vemuri"], "year": 2008, "MAG papers": [{"PaperId": 2151778337, "PaperTitle": "topology synthesis of analog circuits based on adaptively generated building blocks", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of cincinnati", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "Analog placement based on hierarchical module clustering.", "DBLP authors": ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "year": 2008, "MAG papers": [{"PaperId": 2127708750, "PaperTitle": "analog placement based on hierarchical module clustering", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Run-time instruction set selection in a transmutable embedded processor.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2120828913, "PaperTitle": "run time instruction set selection in a transmutable embedded processor", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 51, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Rapid application specific floating-point unit generation with bit-alignment.", "DBLP authors": ["Yee Jern Chong", "Sri Parameswaran"], "year": 2008, "MAG papers": [{"PaperId": 2144340634, "PaperTitle": "rapid application specific floating point unit generation with bit alignment", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency.", "DBLP authors": ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "year": 2008, "MAG papers": [{"PaperId": 2112141687, "PaperTitle": "dynamic register file resizing and frequency scaling to improve embedded processor performance and energy delay efficiency", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "C-based design flow: a case study on G.729A for voice over internet protocol (VoIP).", "DBLP authors": ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "year": 2008, "MAG papers": [{"PaperId": 2120734319, "PaperTitle": "c based design flow a case study on g 729a for voice over internet protocol voip", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Compositional verification of retiming and sequential optimizations.", "DBLP authors": ["In-Ho Moon"], "year": 2008, "MAG papers": [{"PaperId": 2138936762, "PaperTitle": "compositional verification of retiming and sequential optimizations", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys"]}], "source": "ES"}, {"DBLP title": "Tunneling and slicing: towards scalable BMC.", "DBLP authors": ["Malay K. Ganai", "Aarti Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2109040066, "PaperTitle": "tunneling and slicing towards scalable bmc", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation.", "DBLP authors": ["Yan Chen", "Fei Xie", "Jin Yang"], "year": 2008, "MAG papers": [{"PaperId": 2142928983, "PaperTitle": "optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["portland state university", "intel", "portland state university"]}], "source": "ES"}, {"DBLP title": "Faster symmetry discovery using sparsity of symmetries.", "DBLP authors": ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "year": 2008, "MAG papers": [{"PaperId": 2050197389, "PaperTitle": "faster symmetry discovery using sparsity of symmetries", "Year": 2008, "CitationCount": 67, "EstimatedCitation": 108, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Application-driven floorplan-aware voltage island design.", "DBLP authors": ["Dipanjan Sengupta", "Resve A. Saleh"], "year": 2008, "MAG papers": [{"PaperId": 2156974682, "PaperTitle": "application driven floorplan aware voltage island design", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "DeFer: deferred decision making enabled fixed-outline floorplanner.", "DBLP authors": ["Jackey Z. Yan", "Chris Chu"], "year": 2008, "MAG papers": [{"PaperId": 2141746747, "PaperTitle": "defer deferred decision making enabled fixed outline floorplanner", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs.", "DBLP authors": ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "year": 2008, "MAG papers": [{"PaperId": 2144642377, "PaperTitle": "routability driven analytical placement by net overlapping removal for large scale mixed size designs", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 61, "Affiliations": ["national taiwan university", "university of california berkeley", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2108056720, "PaperTitle": "broadcast electrode addressing for pin constrained multi functional digital microfluidic biochips", "Year": 2008, "CitationCount": 110, "EstimatedCitation": 176, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications.", "DBLP authors": ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "year": 2008, "MAG papers": [{"PaperId": 2004880844, "PaperTitle": "optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Feedback-controlled reliability-aware power management for real-time embedded systems.", "DBLP authors": ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "year": 2008, "MAG papers": [{"PaperId": 2154592472, "PaperTitle": "feedback controlled reliability aware power management for real time embedded systems", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems.", "DBLP authors": ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "year": 2008, "MAG papers": [{"PaperId": 2122363495, "PaperTitle": "energy optimal software partitioning in heterogeneous multiprocessor embedded systems", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 73, "Affiliations": ["microsoft", "microsoft", "microsoft", "microsoft", "university of california berkeley", "yale university"]}], "source": "ES"}, {"DBLP title": "Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques.", "DBLP authors": ["Ya-Shuai L\u00fc", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "year": 2008, "MAG papers": [{"PaperId": 2149256572, "PaperTitle": "customizing computation accelerators for extensible multi issue processors with effective optimization techniques", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "An automatic scratch pad memory management tool and MPEG-4 encoder case study.", "DBLP authors": ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "year": 2008, "MAG papers": [{"PaperId": 2002271371, "PaperTitle": "an automatic scratch pad memory management tool and mpeg 4 encoder case study", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A methodology for statistical estimation of read access yield in SRAMs.", "DBLP authors": ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "year": 2008, "MAG papers": [{"PaperId": 2114810610, "PaperTitle": "a methodology for statistical estimation of read access yield in srams", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["qualcomm", "qualcomm", "qualcomm", "university of waterloo", "qualcomm", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Automated design of self-adjusting pipelines.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2008, "MAG papers": [{"PaperId": 2093474938, "PaperTitle": "automated design of self adjusting pipelines", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Speedpath prediction based on learning from a small set of examples.", "DBLP authors": ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "year": 2008, "MAG papers": [{"PaperId": 2171474236, "PaperTitle": "speedpath prediction based on learning from a small set of examples", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 55, "Affiliations": ["intel", "university of california santa barbara", "intel", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays.", "DBLP authors": ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "year": 2008, "MAG papers": [{"PaperId": 2168129320, "PaperTitle": "timing yield driven clock skew scheduling considering non gaussian distributions of critical path delays", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of north carolina at charlotte", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Statistical waveform and current source based standard cell models for accurate timing analysis.", "DBLP authors": ["Amit Goel", "Sarma B. K. Vrudhula"], "year": 2008, "MAG papers": [{"PaperId": 2133970570, "PaperTitle": "statistical waveform and current source based standard cell models for accurate timing analysis", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "SystemVerilog implicit port enhancements accelerate system design &amp; verification.", "DBLP authors": ["Clifford E. Cummings"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines.", "DBLP authors": ["Wei Dong", "Peng Li", "Xiaoji Ye"], "year": 2008, "MAG papers": [{"PaperId": 2169446136, "PaperTitle": "wavepipe parallel transient simulation of analog and digital circuits on multi core shared memory machines", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "The mixed signal optimum energy point: voltage and parallelism.", "DBLP authors": ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "year": 2008, "MAG papers": [{"PaperId": 2114408076, "PaperTitle": "the mixed signal optimum energy point voltage and parallelism", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["texas instruments", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs.", "DBLP authors": ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "year": 2008, "MAG papers": [{"PaperId": 2118371127, "PaperTitle": "analysis and implications of parasitic and screening effects on the high frequency rf performance of tunneling carbon nanotube fets", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Assertion-based verification of a 32 thread SPARCTM CMT microprocessor.", "DBLP authors": ["Babu Turumella", "Mukesh Sharma"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Functional test selection based on unsupervised support vector analysis.", "DBLP authors": ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "year": 2008, "MAG papers": [{"PaperId": 2118485338, "PaperTitle": "functional test selection based on unsupervised support vector analysis", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california santa barbara", "mentor graphics", "mentor graphics", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic.", "DBLP authors": ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "year": 2008, "MAG papers": [{"PaperId": 2113539181, "PaperTitle": "early formal verification of conditional coverage points to identify intrinsically hard to verify logic", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research"]}], "source": "ES"}, {"DBLP title": "Technology exploration for graphene nanoribbon FETs.", "DBLP authors": ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "year": 2008, "MAG papers": [{"PaperId": 2133850121, "PaperTitle": "technology exploration for graphene nanoribbon fets", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["rice university", "university of florida", "rice university", "university of florida"]}], "source": "ES"}, {"DBLP title": "Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement.", "DBLP authors": ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "year": 2008, "MAG papers": [{"PaperId": 2148394909, "PaperTitle": "modeling of failure probability and statistical design of spin torque transfer magnetic random access memory stt mram array for yield enhancement", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 73, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A progressive-ILP based routing algorithm for cross-referencing biochips.", "DBLP authors": ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2008, "MAG papers": [{"PaperId": 2124050210, "PaperTitle": "a progressive ilp based routing algorithm for cross referencing biochips", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 79, "Affiliations": ["national taiwan university", "university of minnesota", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "High-performance timing simulation of embedded software.", "DBLP authors": ["J\u00fcrgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "year": 2008, "MAG papers": [{"PaperId": 2096258337, "PaperTitle": "high performance timing simulation of embedded software", "Year": 2008, "CitationCount": 93, "EstimatedCitation": 130, "Affiliations": ["forschungszentrum informatik", "university of tubingen", "forschungszentrum informatik", "forschungszentrum informatik"]}], "source": "ES"}, {"DBLP title": "Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts.", "DBLP authors": ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "year": 2008, "MAG papers": [{"PaperId": 2163212148, "PaperTitle": "model checking based analysis of end to end latency in embedded real time systems with clock drifts", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["general motors india", "tata institute of fundamental research", "tata institute of fundamental research", "general motors", "general motors india", "general motors india", "general motors india"]}], "source": "ES"}, {"DBLP title": "Exploring locking &amp; partitioning for predictable shared caches on multi-cores.", "DBLP authors": ["Vivy Suhendra", "Tulika Mitra"], "year": 2008, "MAG papers": [{"PaperTitle": "exploring locking partitioning for predictable shared caches on multi cores", "PaperId": 2171774238, "Year": 2008, "CitationCount": 103, "EstimatedCitation": 160, "Affiliations": ["national university of singapore", "national university of singapore"], "Authors": [2160971895, 2148980456]}], "source": "MAG"}, {"DBLP title": "Miss reduction in embedded processors through dynamic, power-friendly cache design.", "DBLP authors": ["Garo Bournoutian", "Alex Orailoglu"], "year": 2008, "MAG papers": [{"PaperId": 2133369683, "PaperTitle": "miss reduction in embedded processors through dynamic power friendly cache design", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Characterizing chip-multiprocessor variability-tolerance.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 1995516682, "PaperTitle": "characterizing chip multiprocessor variability tolerance", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 83, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Cache modeling in probabilistic execution time analysis.", "DBLP authors": ["Yun Liang", "Tulika Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2160227133, "PaperTitle": "cache modeling in probabilistic execution time analysis", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Multiprocessor performance estimation using hybrid simulation.", "DBLP authors": ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2008, "MAG papers": [{"PaperId": 2120713299, "PaperTitle": "multiprocessor performance estimation using hybrid simulation", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 57, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Multithreaded simulation for synchronous dataflow graphs.", "DBLP authors": ["Chia-Jui Hsu", "Jos\u00e9 Luis Pino", "Shuvra S. Bhattacharyya"], "year": 2008, "MAG papers": [{"PaperId": 2070708771, "PaperTitle": "multithreaded simulation for synchronous dataflow graphs", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["agilent technologies", "university of maryland college park", "agilent technologies"]}], "source": "ES"}, {"DBLP title": "Statistical diagnosis of unmodeled systematic timing effects.", "DBLP authors": ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "year": 2008, "MAG papers": [{"PaperId": 2121783291, "PaperTitle": "statistical diagnosis of unmodeled systematic timing effects", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["freescale semiconductor", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Multiple defect diagnosis using no assumptions on failing pattern characteristics.", "DBLP authors": ["Xiaochun Yu", "R. D. (Shawn) Blanton"], "year": 2008, "MAG papers": [{"PaperId": 2095725913, "PaperTitle": "multiple defect diagnosis using no assumptions on failing pattern characteristics", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Precise failure localization using automated layout analysis of diagnosis candidates.", "DBLP authors": ["Wing Chiu Tam", "Osei Poku", "R. D. (Shawn) Blanton"], "year": 2008, "MAG papers": [{"PaperId": 1967088554, "PaperTitle": "precise failure localization using automated layout analysis of diagnosis candidates", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors.", "DBLP authors": ["Sung-Boem Park", "Subhasish Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2145913625, "PaperTitle": "ifra instruction footprint recording and analysis for post silicon bug localization in processors", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 129, "Affiliations": ["stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Automatic architecture refinement techniques for customizing processing elements.", "DBLP authors": ["Bita Gorjiara", "Daniel Gajski"], "year": 2008, "MAG papers": [{"PaperId": 2096865686, "PaperTitle": "automatic architecture refinement techniques for customizing processing elements", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Formal datapath representation and manipulation for implementing DSP transforms.", "DBLP authors": ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus P\u00fcschel"], "year": 2008, "MAG papers": [{"PaperId": 2138507146, "PaperTitle": "formal datapath representation and manipulation for implementing dsp transforms", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 61, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Symbolic noise analysis approach to computational hardware optimization.", "DBLP authors": ["Arash Ahmadi", "Mark Zwolinski"], "year": 2008, "MAG papers": [{"PaperId": 2159986628, "PaperTitle": "symbolic noise analysis approach to computational hardware optimization", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform.", "DBLP authors": ["Yu Pang", "Katarzyna Radecka"], "year": 2008, "MAG papers": [{"PaperId": 2113155657, "PaperTitle": "optimizing imprecise fixed point arithmetic circuits specified by taylor series through arithmetic transform", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Parameterized timing analysis with general delay models and arbitrary variation sources.", "DBLP authors": ["Khaled R. Heloue", "Farid N. Najm"], "year": 2008, "MAG papers": [{"PaperId": 2159009135, "PaperTitle": "parameterized timing analysis with general delay models and arbitrary variation sources", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "DeMOR: decentralized model order reduction of linear networks with massive ports.", "DBLP authors": ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "year": 2008, "MAG papers": [{"PaperId": 2010005804, "PaperTitle": "demor decentralized model order reduction of linear networks with massive ports", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "cadence design systems", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Stochastic integral equation solver for efficient variation-aware interconnect extraction.", "DBLP authors": ["Tarek Moselhy", "Luca Daniel"], "year": 2008, "MAG papers": [{"PaperId": 2131797094, "PaperTitle": "stochastic integral equation solver for efficient variation aware interconnect extraction", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects.", "DBLP authors": ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "year": 2008, "MAG papers": [{"PaperId": 1992872299, "PaperTitle": "electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three dimensional interconnects", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Driver waveform computation for timing analysis with multiple voltage threshold driver models.", "DBLP authors": ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2105204017, "PaperTitle": "driver waveform computation for timing analysis with multiple voltage threshold driver models", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder.", "DBLP authors": ["Hazem Moussa", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2008, "MAG papers": [{"PaperId": 1968275584, "PaperTitle": "binary de bruijn on chip network for a flexible multiprocessor ldpc decoder", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 66, "Affiliations": ["ecole nationale superieure des telecommunications de bretagne", "ecole nationale superieure des telecommunications de bretagne", "ecole nationale superieure des telecommunications de bretagne"]}], "source": "ES"}, {"DBLP title": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "DBLP authors": ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "year": 2008, "MAG papers": [{"PaperId": 2104937637, "PaperTitle": "an area efficient high throughput hybrid interconnection network for single chip parallel processing", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "DBLP authors": ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "year": 2008, "MAG papers": [{"PaperId": 2151039403, "PaperTitle": "a reconfigurable routing algorithm for a fault tolerant 2d mesh network on chip", "Year": 2008, "CitationCount": 183, "EstimatedCitation": 264, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A practical approach of memory access parallelization to exploit multiple off-chip DDR memories.", "DBLP authors": ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "year": 2008, "MAG papers": [{"PaperId": 2060069274, "PaperTitle": "a practical approach of memory access parallelization to exploit multiple off chip ddr memories", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["samsung", "samsung", "samsung", "samsung", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "Transistor level gate modeling for accurate and fast timing, noise, and power analysis.", "DBLP authors": ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "year": 2008, "MAG papers": [{"PaperId": 2106251971, "PaperTitle": "transistor level gate modeling for accurate and fast timing noise and power analysis", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A \"true\" electrical cell model for timing, noise, and power grid verification.", "DBLP authors": ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "year": 2008, "MAG papers": [{"PaperId": 2031705561, "PaperTitle": "a true electrical cell model for timing noise and power grid verification", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Challenges in gate level modeling for delay and SI at 65nm and below.", "DBLP authors": ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "year": 2008, "MAG papers": [{"PaperId": 2153387509, "PaperTitle": "challenges in gate level modeling for delay and si at 65nm and below", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["cadence design systems", "cadence design systems", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Addressing library creation challenges from recent Liberty extensions.", "DBLP authors": ["Richard Trihy"], "year": 2008, "MAG papers": [{"PaperId": 2090379425, "PaperTitle": "addressing library creation challenges from recent liberty extensions", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["synopsys"]}], "source": "ES"}, {"DBLP title": "SystemClick: a domain-specific framework for early exploration using functional performance models.", "DBLP authors": ["Christian Sauer", "Matthias Gries", "Hans-Peter L\u00f6b"], "year": 2008, "MAG papers": [{"PaperId": 2106968725, "PaperTitle": "systemclick a domain specific framework for early exploration using functional performance models", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["infineon technologies", "infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Applying passive RFID system to wireless headphones for extreme low power consumption.", "DBLP authors": ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "year": 2008, "MAG papers": [{"PaperId": 2129312213, "PaperTitle": "applying passive rfid system to wireless headphones for extreme low power consumption", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["korea university", "korea university", "korea university", "korea university", "samsung", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems.", "DBLP authors": ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2116521294, "PaperTitle": "pro vizor process tunable virtually zero margin low power adaptive rf for wireless systems", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Automated design of tunable impedance matching networks for reconfigurable wireless applications.", "DBLP authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "year": 2008, "MAG papers": [{"PaperId": 2109576607, "PaperTitle": "automated design of tunable impedance matching networks for reconfigurable wireless applications", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["rice university", "rice university", "synopsys"]}], "source": "ES"}, {"DBLP title": "ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction.", "DBLP authors": ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2169435381, "PaperTitle": "eliad efficient lithography aware detailed router with compact post opc printability prediction", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Predictive formulae for OPC with applications to lithography-friendly routing.", "DBLP authors": ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "year": 2008, "MAG papers": [{"PaperId": 2125031708, "PaperTitle": "predictive formulae for opc with applications to lithography friendly routing", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["national taiwan university", "national taiwan university", "national central university"]}], "source": "ES"}, {"DBLP title": "Dose map and placement co-optimization for timing yield enhancement and leakage power reduction.", "DBLP authors": ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "year": 2008, "MAG papers": [{"PaperId": 2097335949, "PaperTitle": "dose map and placement co optimization for timing yield enhancement and leakage power reduction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Design-process integration for performance-based OPC framework.", "DBLP authors": ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "year": 2008, "MAG papers": [{"PaperId": 2126654401, "PaperTitle": "design process integration for performance based opc framework", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "An efficient incremental algorithm for min-area retiming.", "DBLP authors": ["Jia Wang", "Hai Zhou"], "year": 2008, "MAG papers": [{"PaperId": 2128957415, "PaperTitle": "an efficient incremental algorithm for min area retiming", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Scalable min-register retiming under timing and initializability constraints.", "DBLP authors": ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "year": 2008, "MAG papers": [{"PaperId": 2004706337, "PaperTitle": "scalable min register retiming under timing and initializability constraints", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Merging nodes under sequential observability.", "DBLP authors": ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "year": 2008, "MAG papers": [{"PaperId": 2152641842, "PaperTitle": "merging nodes under sequential observability", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of california berkeley", "ibm", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "N-variant IC design: methodology and applications.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar"], "year": 2008, "MAG papers": [{"PaperId": 2127011511, "PaperTitle": "n variant ic design methodology and applications", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement.", "DBLP authors": ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "year": 2008, "MAG papers": [{"PaperId": 2148831941, "PaperTitle": "circuit and microarchitecture evaluation of 3d stacking magnetic ram mram as a universal memory replacement", "Year": 2008, "CitationCount": 237, "EstimatedCitation": 338, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "seagate technology", "seagate technology", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM.", "DBLP authors": ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "year": 2008, "MAG papers": [{"PaperId": 2118322550, "PaperTitle": "automatic package and board decoupling capacitor placement using genetic algorithms and m fdm", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Topological routing to maximize routability for package substrate.", "DBLP authors": ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "year": 2008, "MAG papers": [{"PaperId": 2117840678, "PaperTitle": "topological routing to maximize routability for package substrate", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of minnesota", "magma design automation", "tsinghua university", "tsinghua university", "university of california los angeles", "magma design automation", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Low power passive equalizer optimization using tritonic step response.", "DBLP authors": ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2110792167, "PaperTitle": "low power passive equalizer optimization using tritonic step response", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["ibm", "tsinghua university", "university of california san diego", "university of california berkeley", "university of california san diego", "ibm", "university of california san diego", "ibm"]}], "source": "ES"}, {"DBLP title": "Daedalus: toward composable multimedia MP-SoC design.", "DBLP authors": ["Hristo Nikolov", "Mark Thompson", "Todor P. Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "year": 2008, "MAG papers": [{"PaperId": 1484277620, "PaperTitle": "daedalus toward composable multimedia mp soc design", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null]}, {"PaperId": 2105278657, "PaperTitle": "daedalus toward composable multimedia mp soc design", "Year": 2008, "CitationCount": 105, "EstimatedCitation": 180, "Affiliations": [null, "leiden university", "university of amsterdam", null, "university of amsterdam", "leiden university", "leiden university", "university of amsterdam"]}], "source": "ES"}, {"DBLP title": "SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models.", "DBLP authors": ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "year": 2008, "MAG papers": [{"PaperId": 2119674509, "PaperTitle": "systemcodesigner automatic design space exploration and rapid prototyping from behavioral models", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 88, "Affiliations": ["university of erlangen nuremberg", "forte design systems", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Specify-explore-refine (SER): from specification to implementation.", "DBLP authors": ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "year": 2008, "MAG papers": [{"PaperId": 2041427688, "PaperTitle": "specify explore refine ser from specification to implementation", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california irvine", "university of california irvine", null, "university of california irvine", null, "university of california irvine", null]}], "source": "ES"}, {"DBLP title": "Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification.", "DBLP authors": ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "year": 2008, "MAG papers": [{"PaperId": 2078640870, "PaperTitle": "full chip leakage analysis in nano scale technologies mechanisms variation sources and verification", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements.", "DBLP authors": ["Seungwhun Paik", "Youngsoo Shin"], "year": 2008, "MAG papers": [{"PaperId": 2109343975, "PaperTitle": "multiobjective optimization of sleep vector for zigzag power gated circuits in standard cell elements", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability.", "DBLP authors": ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2008, "MAG papers": [{"PaperId": 2115710914, "PaperTitle": "input vector control for post silicon leakage current minimization in the presence of manufacturing variability", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 56, "Affiliations": ["rice university", "university of california los angeles", "university of california los angeles", "rice university"]}], "source": "ES"}, {"DBLP title": "Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2008, "MAG papers": [{"PaperId": 2155075225, "PaperTitle": "leakage power aware clock skew scheduling converting stolen time into leakage power reduction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 2103028594, "PaperTitle": "variation adaptive feedback control for networks on chip with multiple clock domains", "Year": 2008, "CitationCount": 69, "EstimatedCitation": 96, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Application mapping for chip multiprocessors.", "DBLP authors": ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "year": 2008, "MAG papers": [{"PaperId": 2126799727, "PaperTitle": "application mapping for chip multiprocessors", "Year": 2008, "CitationCount": 72, "EstimatedCitation": 93, "Affiliations": ["nvidia", "pennsylvania state university", "microsoft", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Concurrent topology and routing optimization in automotive network integration.", "DBLP authors": ["Martin Lukasiewycz", "Michael Gla\u00df", "Christian Haubelt", "J\u00fcrgen Teich", "Richard Regler", "Bardo Lang"], "year": 2008, "MAG papers": [{"PaperId": 2129687055, "PaperTitle": "concurrent topology and routing optimization in automotive network integration", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["audi", "audi", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers.", "DBLP authors": ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "year": 2008, "MAG papers": [{"PaperId": 2088455826, "PaperTitle": "a dynamically allocated virtual channel architecture with congestion awareness for on chip routers", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 57, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Bi-decomposing large Boolean functions via interpolation and satisfiability solving.", "DBLP authors": ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "year": 2008, "MAG papers": [{"PaperId": 2114381689, "PaperTitle": "bi decomposing large boolean functions via interpolation and satisfiability solving", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Signature based Boolean matching in the presence of don't cares.", "DBLP authors": ["Afshin Abdollahi"], "year": 2008, "MAG papers": [{"PaperId": 2029174117, "PaperTitle": "signature based boolean matching in the presence of don t cares", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california riverside"]}], "source": "ES"}, {"DBLP title": "The synthesis of robust polynomial arithmetic with stochastic logic.", "DBLP authors": ["Weikang Qian", "Marc D. Riedel"], "year": 2008, "MAG papers": [{"PaperId": 2118412406, "PaperTitle": "the synthesis of robust polynomial arithmetic with stochastic logic", "Year": 2008, "CitationCount": 81, "EstimatedCitation": 117, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Automatic synthesis of clock gating logic with controlled netlist perturbation.", "DBLP authors": ["Aaron P. Hurst"], "year": 2008, "MAG papers": [{"PaperId": 2137564865, "PaperTitle": "automatic synthesis of clock gating logic with controlled netlist perturbation", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of california berkeley"]}], "source": "ES"}, {"DBLP title": "A new paradigm for synthesis and propagation of clock gating conditions.", "DBLP authors": ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "year": 2008, "MAG papers": [{"PaperId": 2082321038, "PaperTitle": "a new paradigm for synthesis and propagation of clock gating conditions", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 56, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Design and CAD for 3D integrated circuits.", "DBLP authors": ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "year": 2008, "MAG papers": [{"PaperId": 2164994305, "PaperTitle": "design and cad for 3d integrated circuits", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 123, "Affiliations": ["north carolina state university", "north carolina state university", "ptc", "north carolina state university", "north carolina state university", "north carolina state university", "ptc", "north carolina state university", "north carolina state university", "north carolina state university", "ptc", "ptc"]}], "source": "ES"}, {"DBLP title": "Efficient Monte Carlo based incremental statistical timing analysis.", "DBLP authors": ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "MAG papers": [{"PaperId": 1964995055, "PaperTitle": "efficient monte carlo based incremental statistical timing analysis", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 70, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis.", "DBLP authors": ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "year": 2008, "MAG papers": [{"PaperId": 2150350426, "PaperTitle": "generalized krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "A framework for block-based timing sensitivity analysis.", "DBLP authors": ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "year": 2008, "MAG papers": [{"PaperId": 1979183030, "PaperTitle": "a framework for block based timing sensitivity analysis", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of minnesota", "intel", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications.", "DBLP authors": ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "year": 2008, "MAG papers": [{"PaperId": 2162827875, "PaperTitle": "accurate and analytical statistical spatial correlation modeling for vlsi dfm applications", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution.", "DBLP authors": ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "year": 2008, "MAG papers": [{"PaperId": 2146990748, "PaperTitle": "non parametric statistical static timing analysis an ssta framework for arbitrary distribution", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["tokyo institute of technology", "tokyo institute of technology", "tokyo institute of technology", "tokyo institute of technology"]}], "source": "ES"}, {"DBLP title": "An integrated nonlinear placement framework with congestion and porosity aware buffer planning.", "DBLP authors": ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2115106074, "PaperTitle": "an integrated nonlinear placement framework with congestion and porosity aware buffer planning", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of texas at austin", "university of texas at austin", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Circuit-wise buffer insertion and gate sizing algorithm with scalability.", "DBLP authors": ["Zhanyuan Jiang", "Weiping Shi"], "year": 2008, "MAG papers": [{"PaperId": 2019881864, "PaperTitle": "circuit wise buffer insertion and gate sizing algorithm with scalability", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Type-matching clock tree for zero skew clock gating.", "DBLP authors": ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "year": 2008, "MAG papers": [{"PaperId": 2139937095, "PaperTitle": "type matching clock tree for zero skew clock gating", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 55, "Affiliations": ["chung yuan christian university", "chung yuan christian university", "chung yuan christian university", null, null, "chung yuan christian university"]}], "source": "ES"}, {"DBLP title": "Robust chip-level clock tree synthesis for SOC designs.", "DBLP authors": ["Anand Rajaram", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 1974413903, "PaperTitle": "robust chip level clock tree synthesis for soc designs", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Path smoothing via discrete optimization.", "DBLP authors": ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "year": 2008, "MAG papers": [{"PaperId": 2113066134, "PaperTitle": "path smoothing via discrete optimization", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ibm", "ibm", "university of michigan", "ibm"]}], "source": "ES"}, {"DBLP title": "Stochastic modeling of a thermally-managed multi-core system.", "DBLP authors": ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2116550263, "PaperTitle": "stochastic modeling of a thermally managed multi core system", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": [null, "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Predictive dynamic thermal management for multicore systems.", "DBLP authors": ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "year": 2008, "MAG papers": [{"PaperId": 2099314087, "PaperTitle": "predictive dynamic thermal management for multicore systems", "Year": 2008, "CitationCount": 142, "EstimatedCitation": 203, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Control theory-based DVS for interactive 3D games.", "DBLP authors": ["Yan Gu", "Samarjit Chakraborty"], "year": 2008, "MAG papers": [{"PaperId": 2111541830, "PaperTitle": "control theory based dvs for interactive 3d games", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 68, "Affiliations": ["national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Many-core design from a thermal perspective.", "DBLP authors": ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "year": 2008, "MAG papers": [{"PaperId": 2112996550, "PaperTitle": "many core design from a thermal perspective", "Year": 2008, "CitationCount": 89, "EstimatedCitation": 127, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Compiler-driven register re-assignment for register file power-density and temperature reduction.", "DBLP authors": ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "year": 2008, "MAG papers": [{"PaperId": 2096135184, "PaperTitle": "compiler driven register re assignment for register file power density and temperature reduction", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "MAPS: an integrated framework for MPSoC application parallelization.", "DBLP authors": ["Jianjiang Ceng", "Jer\u00f3nimo Castrill\u00f3n", "Weihua Sheng", "Hanno Scharw\u00e4chter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "year": 2008, "MAG papers": [{"PaperId": 2108347055, "PaperTitle": "maps an integrated framework for mpsoc application parallelization", "Year": 2008, "CitationCount": 88, "EstimatedCitation": 140, "Affiliations": ["rwth aachen university", "tokyo institute of technology", "tokyo institute of technology", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "ADAM: run-time agent-based distributed application mapping for on-chip communication.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 1987800471, "PaperTitle": "adam run time agent based distributed application mapping for on chip communication", "Year": 2008, "CitationCount": 138, "EstimatedCitation": 202, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Latency and bandwidth efficient communication through system customization for embedded multiprocessors.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2008, "MAG papers": [{"PaperId": 2133708536, "PaperTitle": "latency and bandwidth efficient communication through system customization for embedded multiprocessors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Federation: repurposing scalar cores for out-of-order instruction issue.", "DBLP authors": ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "year": 2008, "MAG papers": [{"PaperId": 2014665687, "PaperTitle": "federation repurposing scalar cores for out of order instruction issue", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 59, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor.", "DBLP authors": ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "year": 2008, "MAG papers": [{"PaperId": 2118333478, "PaperTitle": "etahm an energy aware task allocation algorithm for heterogeneous multiprocessor", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers.", "DBLP authors": ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "year": 2008, "MAG papers": [{"PaperId": 2050918004, "PaperTitle": "a practical reconfigurable hardware accelerator for boolean satisfiability solvers", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["microsoft", "microsoft", "microsoft", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Reconfigurable computing using content addressable memory for improved performance and resource usage.", "DBLP authors": ["Somnath Paul", "Swarup Bhunia"], "year": 2008, "MAG papers": [{"PaperId": 2051646685, "PaperTitle": "reconfigurable computing using content addressable memory for improved performance and resource usage", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Automated transistor sizing for FPGA architecture exploration.", "DBLP authors": ["Ian Kuon", "Jonathan Rose"], "year": 2008, "MAG papers": [{"PaperId": 2172234488, "PaperTitle": "automated transistor sizing for fpga architecture exploration", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "TuneFPGA: post-silicon tuning of dual-Vdd FPGAs.", "DBLP authors": ["Stephen Bijansky", "Adnan Aziz"], "year": 2008, "MAG papers": [{"PaperId": 2110580417, "PaperTitle": "tunefpga post silicon tuning of dual vdd fpgas", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Strategies for mainstream usage of formal verification.", "DBLP authors": ["Raj S. Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2151898345, "PaperTitle": "strategies for mainstream usage of formal verification", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["texas instruments"]}], "source": "ES"}, {"DBLP title": "Pre-RTL formal verification: an intel experience.", "DBLP authors": ["Robert Beers"], "year": 2008, "MAG papers": [{"PaperId": 2119341106, "PaperTitle": "pre rtl formal verification an intel experience", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "Challenges in using system-level models for RTL verification.", "DBLP authors": ["Kelvin Ng"], "year": 2008, "MAG papers": [{"PaperId": 2130564948, "PaperTitle": "challenges in using system level models for rtl verification", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Leveraging sequential equivalence checking to enable system-level to RTL flows.", "DBLP authors": ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "year": 2008, "MAG papers": [{"PaperId": 2035049641, "PaperTitle": "leveraging sequential equivalence checking to enable system level to rtl flows", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Towards acceleration of fault simulation using graphics processing units.", "DBLP authors": ["Kanupriya Gulati", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 1975338463, "PaperTitle": "towards acceleration of fault simulation using graphics processing units", "Year": 2008, "CitationCount": 81, "EstimatedCitation": 118, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Scan chain clustering for test power reduction.", "DBLP authors": ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas M\u00e4ding"], "year": 2008, "MAG papers": [{"PaperId": 2118966417, "PaperTitle": "scan chain clustering for test power reduction", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of stuttgart", "ibm", "university of stuttgart", "university of stuttgart", "ibm", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "On reliable modular testing with vulnerable test access mechanisms.", "DBLP authors": ["Lin Huang", "Feng Yuan", "Qiang Xu"], "year": 2008, "MAG papers": [{"PaperId": 2102751348, "PaperTitle": "on reliable modular testing with vulnerable test access mechanisms", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "On tests to detect via opens in digital CMOS circuits.", "DBLP authors": ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "year": 2008, "MAG papers": [{"PaperId": 2049269261, "PaperTitle": "on tests to detect via opens in digital cmos circuits", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of iowa", "purdue university", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Protecting bus-based hardware IP by secret sharing.", "DBLP authors": ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "year": 2008, "MAG papers": [{"PaperId": 2033040731, "PaperTitle": "protecting bus based hardware ip by secret sharing", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 56, "Affiliations": ["university of michigan", "university of michigan", "rice university"]}], "source": "ES"}, {"DBLP title": "Design of high performance pattern matching engine through compact deterministic finite automata.", "DBLP authors": ["Piti Piyachon", "Yan Luo"], "year": 2008, "MAG papers": [{"PaperId": 2099725085, "PaperTitle": "design of high performance pattern matching engine through compact deterministic finite automata", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of massachusetts lowell", "university of massachusetts lowell"]}], "source": "ES"}, {"DBLP title": "SHIELD: a software hardware design methodology for security and reliability of MPSoCs.", "DBLP authors": ["Krutartha Patel", "Sri Parameswaran"], "year": 2008, "MAG papers": [{"PaperId": 2162204334, "PaperTitle": "shield a software hardware design methodology for security and reliability of mpsocs", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer.", "DBLP authors": ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "year": 2008, "MAG papers": [{"PaperId": 2119356697, "PaperTitle": "a multi resolution ahb bus tracer for real time compression of forward backward traces in a circular buffer", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "An embedded infrastructure of debug and trace interface for the DSP platform.", "DBLP authors": ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "year": 2008, "MAG papers": [{"PaperId": 2121349664, "PaperTitle": "an embedded infrastructure of debug and trace interface for the dsp platform", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "IntellBatt: towards smarter battery design.", "DBLP authors": ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "year": 2008, "MAG papers": [{"PaperId": 1996790626, "PaperTitle": "intellbatt towards smarter battery design", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["texas a m university", "texas a m university", "sun microsystems", "university of north texas"]}], "source": "ES"}, {"DBLP title": "A power and temperature aware DRAM architecture.", "DBLP authors": ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "year": 2008, "MAG papers": [{"PaperId": 2168582504, "PaperTitle": "a power and temperature aware dram architecture", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling.", "DBLP authors": ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "year": 2008, "MAG papers": [{"PaperId": 2093186064, "PaperTitle": "phase adjustable error detection flip flops with 2 stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, null, "renesas electronics", "renesas electronics", "renesas electronics", null, "renesas electronics"]}], "source": "ES"}, {"DBLP title": "Temperature management in multiprocessor SoCs using online learning.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "year": 2008, "MAG papers": [{"PaperId": 2151443143, "PaperTitle": "temperature management in multiprocessor socs using online learning", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 69, "Affiliations": ["sun microsystems", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "DVFS in loop accelerators using BLADES.", "DBLP authors": ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "year": 2008, "MAG papers": [{"PaperId": 2100215874, "PaperTitle": "dvfs in loop accelerators using blades", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of michigan", "university of michigan", null, "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness.", "DBLP authors": ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "year": 2008, "MAG papers": [{"PaperId": 2162586752, "PaperTitle": "statistical modeling and simulation of threshold variation under dopant fluctuations and line edge roughness", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 66, "Affiliations": ["arizona state university", "ibm", "ibm", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "year": 2008, "MAG papers": [{"PaperId": 2130936044, "PaperTitle": "efficient algorithm for the computation of on chip capacitance sensitivities with respect to a large set of parameters", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["massachusetts institute of technology", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Leakage power reduction using stress-enhanced layouts.", "DBLP authors": ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "year": 2008, "MAG papers": [{"PaperId": 2113875468, "PaperTitle": "leakage power reduction using stress enhanced layouts", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of michigan", "ibm", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A fast, analytical estimator for the SEU-induced pulse width in combinational designs.", "DBLP authors": ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2140654092, "PaperTitle": "a fast analytical estimator for the seu induced pulse width in combinational designs", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "On the role of timing masking in reliable logic circuit design.", "DBLP authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "year": 2008, "MAG papers": [{"PaperId": 2097385122, "PaperTitle": "on the role of timing masking in reliable logic circuit design", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Study of the effects of MBUs on the reliability of a 150 nm SRAM device.", "DBLP authors": ["Juan Antonio Maestro", "Pedro Reviriego"], "year": 2008, "MAG papers": [{"PaperId": 2150182783, "PaperTitle": "study of the effects of mbus on the reliability of a 150 nm sram device", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Partial order reduction for scalable testing of systemC TLM designs.", "DBLP authors": ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2161189012, "PaperTitle": "partial order reduction for scalable testing of systemc tlm designs", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 52, "Affiliations": ["university of california san diego", null, "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Construction of concrete verification models from C++.", "DBLP authors": ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "year": 2008, "MAG papers": [{"PaperId": 2153441705, "PaperTitle": "construction of concrete verification models from c", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Predictive runtime verification of multi-processor SoCs in SystemC.", "DBLP authors": ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "year": 2008, "MAG papers": [{"PaperId": 2100302143, "PaperTitle": "predictive runtime verification of multi processor socs in systemc", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["freescale semiconductor", "freescale semiconductor", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Automated hardware-independent scenario identification.", "DBLP authors": ["Juan Hamers", "Lieven Eeckhout"], "year": 2008, "MAG papers": [{"PaperId": 2106605246, "PaperTitle": "automated hardware independent scenario identification", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Predictive design space exploration using genetically programmed response surfaces.", "DBLP authors": ["Henry Cook", "Kevin Skadron"], "year": 2008, "MAG papers": [{"PaperId": 2171117168, "PaperTitle": "predictive design space exploration using genetically programmed response surfaces", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 62, "Affiliations": ["university of virginia", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Efficient system design space exploration using machine learning techniques.", "DBLP authors": ["Berkin \u00d6zisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 2151338124, "PaperTitle": "efficient system design space exploration using machine learning techniques", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study.", "DBLP authors": ["Zhanpeng Jin", "Allen C. Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2066542988, "PaperTitle": "improve simulation efficiency using statistical benchmark subsetting an implantbench case study", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Modeling crosstalk in statistical static timing analysis.", "DBLP authors": ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "MAG papers": [{"PaperId": 2171234263, "PaperTitle": "modeling crosstalk in statistical static timing analysis", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Power gating scheduling for power/ground noise reduction.", "DBLP authors": ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "year": 2008, "MAG papers": [{"PaperId": 2160457997, "PaperTitle": "power gating scheduling for power ground noise reduction", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 56, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Forbidden transition free crosstalk avoidance CODEC design.", "DBLP authors": ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2125686840, "PaperTitle": "forbidden transition free crosstalk avoidance codec design", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["texas a m university", "mitsubishi electric research laboratories", "polaris industries"]}], "source": "ES"}]