component example_vhdl
  generic (
    g_GENERIC_0 : integer;
    g_GENERIC_1 : integer
  );
  port (
    clk : in std_logic;
    rst : in std_logic;
    inc : in std_logic;
    dec : in std_logic;
    val : out std_logic_vector(g_GENERIC_0-1 downto 0);
    cry : out std_logic_vector(10 downto 0)
  );
end component;
