{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/variablename\/==(_:_:)"]}],"metadata":{"symbolKind":"op","title":"==(_:_:)","role":"symbol","roleHeading":"Operator","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing12VariableNameV2eeoiySbAC_ACtFZ","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"=="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"=="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"kind":"text","text":", "},{"kind":"internalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}]}],"kind":"declarations"},{"content":[{"type":"heading","level":2,"anchor":"discussion","text":"Discussion"},{"type":"paragraph","inlineContent":[{"type":"text","text":"Equality of variable names is irrespective of case."}]}],"kind":"content"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/==(_:_:)","interfaceLanguage":"swift"},"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"]]},"abstract":[{"type":"text","text":"Equality operation."}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/==(_:_:)":{"title":"==(_:_:)","url":"\/documentation\/vhdlparsing\/variablename\/==(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"==","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/==(_:_:)","kind":"symbol","type":"topic","role":"symbol","abstract":[{"text":"Equality operation.","type":"text"}]}}}