
ad9959.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000391c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08003af4  08003af4  00004af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003edc  08003edc  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  08003edc  08003edc  00004edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ee4  08003ee4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ee4  08003ee4  00004ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ee8  08003ee8  00004ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003eec  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  2000000c  08003ef8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001fc  08003ef8  000051fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122e5  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002769  00000000  00000000  00017321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00009078  00000000  00000000  00019a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee8  00000000  00000000  00022b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c05  00000000  00000000  000239f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000265e6  00000000  00000000  000245f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014d9c  00000000  00000000  0004abdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb427  00000000  00000000  0005f977  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015ad9e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002994  00000000  00000000  0015ade4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  0015d778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003adc 	.word	0x08003adc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08003adc 	.word	0x08003adc

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_ldivmod>:
 8000a54:	b97b      	cbnz	r3, 8000a76 <__aeabi_ldivmod+0x22>
 8000a56:	b972      	cbnz	r2, 8000a76 <__aeabi_ldivmod+0x22>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bfbe      	ittt	lt
 8000a5c:	2000      	movlt	r0, #0
 8000a5e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a62:	e006      	blt.n	8000a72 <__aeabi_ldivmod+0x1e>
 8000a64:	bf08      	it	eq
 8000a66:	2800      	cmpeq	r0, #0
 8000a68:	bf1c      	itt	ne
 8000a6a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000a6e:	f04f 30ff 	movne.w	r0, #4294967295
 8000a72:	f000 b99d 	b.w	8000db0 <__aeabi_idiv0>
 8000a76:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a7a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7e:	2900      	cmp	r1, #0
 8000a80:	db09      	blt.n	8000a96 <__aeabi_ldivmod+0x42>
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	db1a      	blt.n	8000abc <__aeabi_ldivmod+0x68>
 8000a86:	f000 f835 	bl	8000af4 <__udivmoddi4>
 8000a8a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a92:	b004      	add	sp, #16
 8000a94:	4770      	bx	lr
 8000a96:	4240      	negs	r0, r0
 8000a98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	db1b      	blt.n	8000ad8 <__aeabi_ldivmod+0x84>
 8000aa0:	f000 f828 	bl	8000af4 <__udivmoddi4>
 8000aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aac:	b004      	add	sp, #16
 8000aae:	4240      	negs	r0, r0
 8000ab0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ab4:	4252      	negs	r2, r2
 8000ab6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aba:	4770      	bx	lr
 8000abc:	4252      	negs	r2, r2
 8000abe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ac2:	f000 f817 	bl	8000af4 <__udivmoddi4>
 8000ac6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ace:	b004      	add	sp, #16
 8000ad0:	4240      	negs	r0, r0
 8000ad2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad6:	4770      	bx	lr
 8000ad8:	4252      	negs	r2, r2
 8000ada:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ade:	f000 f809 	bl	8000af4 <__udivmoddi4>
 8000ae2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aea:	b004      	add	sp, #16
 8000aec:	4252      	negs	r2, r2
 8000aee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9d08      	ldr	r5, [sp, #32]
 8000afa:	460c      	mov	r4, r1
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d14e      	bne.n	8000b9e <__udivmoddi4+0xaa>
 8000b00:	4694      	mov	ip, r2
 8000b02:	458c      	cmp	ip, r1
 8000b04:	4686      	mov	lr, r0
 8000b06:	fab2 f282 	clz	r2, r2
 8000b0a:	d962      	bls.n	8000bd2 <__udivmoddi4+0xde>
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0320 	rsb	r3, r2, #32
 8000b12:	4091      	lsls	r1, r2
 8000b14:	fa20 f303 	lsr.w	r3, r0, r3
 8000b18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b1c:	4319      	orrs	r1, r3
 8000b1e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b26:	fa1f f68c 	uxth.w	r6, ip
 8000b2a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b32:	fb07 1114 	mls	r1, r7, r4, r1
 8000b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3a:	fb04 f106 	mul.w	r1, r4, r6
 8000b3e:	4299      	cmp	r1, r3
 8000b40:	d90a      	bls.n	8000b58 <__udivmoddi4+0x64>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b4a:	f080 8112 	bcs.w	8000d72 <__udivmoddi4+0x27e>
 8000b4e:	4299      	cmp	r1, r3
 8000b50:	f240 810f 	bls.w	8000d72 <__udivmoddi4+0x27e>
 8000b54:	3c02      	subs	r4, #2
 8000b56:	4463      	add	r3, ip
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	fa1f f38e 	uxth.w	r3, lr
 8000b5e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b62:	fb07 1110 	mls	r1, r7, r0, r1
 8000b66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b6a:	fb00 f606 	mul.w	r6, r0, r6
 8000b6e:	429e      	cmp	r6, r3
 8000b70:	d90a      	bls.n	8000b88 <__udivmoddi4+0x94>
 8000b72:	eb1c 0303 	adds.w	r3, ip, r3
 8000b76:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b7a:	f080 80fc 	bcs.w	8000d76 <__udivmoddi4+0x282>
 8000b7e:	429e      	cmp	r6, r3
 8000b80:	f240 80f9 	bls.w	8000d76 <__udivmoddi4+0x282>
 8000b84:	4463      	add	r3, ip
 8000b86:	3802      	subs	r0, #2
 8000b88:	1b9b      	subs	r3, r3, r6
 8000b8a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b8e:	2100      	movs	r1, #0
 8000b90:	b11d      	cbz	r5, 8000b9a <__udivmoddi4+0xa6>
 8000b92:	40d3      	lsrs	r3, r2
 8000b94:	2200      	movs	r2, #0
 8000b96:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d905      	bls.n	8000bae <__udivmoddi4+0xba>
 8000ba2:	b10d      	cbz	r5, 8000ba8 <__udivmoddi4+0xb4>
 8000ba4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4608      	mov	r0, r1
 8000bac:	e7f5      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000bae:	fab3 f183 	clz	r1, r3
 8000bb2:	2900      	cmp	r1, #0
 8000bb4:	d146      	bne.n	8000c44 <__udivmoddi4+0x150>
 8000bb6:	42a3      	cmp	r3, r4
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xcc>
 8000bba:	4290      	cmp	r0, r2
 8000bbc:	f0c0 80f0 	bcc.w	8000da0 <__udivmoddi4+0x2ac>
 8000bc0:	1a86      	subs	r6, r0, r2
 8000bc2:	eb64 0303 	sbc.w	r3, r4, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d0e6      	beq.n	8000b9a <__udivmoddi4+0xa6>
 8000bcc:	e9c5 6300 	strd	r6, r3, [r5]
 8000bd0:	e7e3      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000bd2:	2a00      	cmp	r2, #0
 8000bd4:	f040 8090 	bne.w	8000cf8 <__udivmoddi4+0x204>
 8000bd8:	eba1 040c 	sub.w	r4, r1, ip
 8000bdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be0:	fa1f f78c 	uxth.w	r7, ip
 8000be4:	2101      	movs	r1, #1
 8000be6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bee:	fb08 4416 	mls	r4, r8, r6, r4
 8000bf2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bf6:	fb07 f006 	mul.w	r0, r7, r6
 8000bfa:	4298      	cmp	r0, r3
 8000bfc:	d908      	bls.n	8000c10 <__udivmoddi4+0x11c>
 8000bfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000c02:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x11a>
 8000c08:	4298      	cmp	r0, r3
 8000c0a:	f200 80cd 	bhi.w	8000da8 <__udivmoddi4+0x2b4>
 8000c0e:	4626      	mov	r6, r4
 8000c10:	1a1c      	subs	r4, r3, r0
 8000c12:	fa1f f38e 	uxth.w	r3, lr
 8000c16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c22:	fb00 f707 	mul.w	r7, r0, r7
 8000c26:	429f      	cmp	r7, r3
 8000c28:	d908      	bls.n	8000c3c <__udivmoddi4+0x148>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c32:	d202      	bcs.n	8000c3a <__udivmoddi4+0x146>
 8000c34:	429f      	cmp	r7, r3
 8000c36:	f200 80b0 	bhi.w	8000d9a <__udivmoddi4+0x2a6>
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	1bdb      	subs	r3, r3, r7
 8000c3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c42:	e7a5      	b.n	8000b90 <__udivmoddi4+0x9c>
 8000c44:	f1c1 0620 	rsb	r6, r1, #32
 8000c48:	408b      	lsls	r3, r1
 8000c4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c4e:	431f      	orrs	r7, r3
 8000c50:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c54:	fa04 f301 	lsl.w	r3, r4, r1
 8000c58:	ea43 030c 	orr.w	r3, r3, ip
 8000c5c:	40f4      	lsrs	r4, r6
 8000c5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c62:	0c38      	lsrs	r0, r7, #16
 8000c64:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c68:	fbb4 fef0 	udiv	lr, r4, r0
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fb00 441e 	mls	r4, r0, lr, r4
 8000c74:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c78:	fb0e f90c 	mul.w	r9, lr, ip
 8000c7c:	45a1      	cmp	r9, r4
 8000c7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x1a6>
 8000c84:	193c      	adds	r4, r7, r4
 8000c86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c8a:	f080 8084 	bcs.w	8000d96 <__udivmoddi4+0x2a2>
 8000c8e:	45a1      	cmp	r9, r4
 8000c90:	f240 8081 	bls.w	8000d96 <__udivmoddi4+0x2a2>
 8000c94:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	eba4 0409 	sub.w	r4, r4, r9
 8000c9e:	fa1f f983 	uxth.w	r9, r3
 8000ca2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ca6:	fb00 4413 	mls	r4, r0, r3, r4
 8000caa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cae:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb2:	45a4      	cmp	ip, r4
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x1d2>
 8000cb6:	193c      	adds	r4, r7, r4
 8000cb8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cbc:	d267      	bcs.n	8000d8e <__udivmoddi4+0x29a>
 8000cbe:	45a4      	cmp	ip, r4
 8000cc0:	d965      	bls.n	8000d8e <__udivmoddi4+0x29a>
 8000cc2:	3b02      	subs	r3, #2
 8000cc4:	443c      	add	r4, r7
 8000cc6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cca:	fba0 9302 	umull	r9, r3, r0, r2
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	429c      	cmp	r4, r3
 8000cd4:	46ce      	mov	lr, r9
 8000cd6:	469c      	mov	ip, r3
 8000cd8:	d351      	bcc.n	8000d7e <__udivmoddi4+0x28a>
 8000cda:	d04e      	beq.n	8000d7a <__udivmoddi4+0x286>
 8000cdc:	b155      	cbz	r5, 8000cf4 <__udivmoddi4+0x200>
 8000cde:	ebb8 030e 	subs.w	r3, r8, lr
 8000ce2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ce6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cea:	40cb      	lsrs	r3, r1
 8000cec:	431e      	orrs	r6, r3
 8000cee:	40cc      	lsrs	r4, r1
 8000cf0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	e750      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000cf8:	f1c2 0320 	rsb	r3, r2, #32
 8000cfc:	fa20 f103 	lsr.w	r1, r0, r3
 8000d00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d04:	fa24 f303 	lsr.w	r3, r4, r3
 8000d08:	4094      	lsls	r4, r2
 8000d0a:	430c      	orrs	r4, r1
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d1c:	fb08 3110 	mls	r1, r8, r0, r3
 8000d20:	0c23      	lsrs	r3, r4, #16
 8000d22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d26:	fb00 f107 	mul.w	r1, r0, r7
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x24c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d36:	d22c      	bcs.n	8000d92 <__udivmoddi4+0x29e>
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d92a      	bls.n	8000d92 <__udivmoddi4+0x29e>
 8000d3c:	3802      	subs	r0, #2
 8000d3e:	4463      	add	r3, ip
 8000d40:	1a5b      	subs	r3, r3, r1
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d48:	fb08 3311 	mls	r3, r8, r1, r3
 8000d4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d50:	fb01 f307 	mul.w	r3, r1, r7
 8000d54:	42a3      	cmp	r3, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x276>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d60:	d213      	bcs.n	8000d8a <__udivmoddi4+0x296>
 8000d62:	42a3      	cmp	r3, r4
 8000d64:	d911      	bls.n	8000d8a <__udivmoddi4+0x296>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4464      	add	r4, ip
 8000d6a:	1ae4      	subs	r4, r4, r3
 8000d6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d70:	e739      	b.n	8000be6 <__udivmoddi4+0xf2>
 8000d72:	4604      	mov	r4, r0
 8000d74:	e6f0      	b.n	8000b58 <__udivmoddi4+0x64>
 8000d76:	4608      	mov	r0, r1
 8000d78:	e706      	b.n	8000b88 <__udivmoddi4+0x94>
 8000d7a:	45c8      	cmp	r8, r9
 8000d7c:	d2ae      	bcs.n	8000cdc <__udivmoddi4+0x1e8>
 8000d7e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d82:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d86:	3801      	subs	r0, #1
 8000d88:	e7a8      	b.n	8000cdc <__udivmoddi4+0x1e8>
 8000d8a:	4631      	mov	r1, r6
 8000d8c:	e7ed      	b.n	8000d6a <__udivmoddi4+0x276>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	e799      	b.n	8000cc6 <__udivmoddi4+0x1d2>
 8000d92:	4630      	mov	r0, r6
 8000d94:	e7d4      	b.n	8000d40 <__udivmoddi4+0x24c>
 8000d96:	46d6      	mov	lr, sl
 8000d98:	e77f      	b.n	8000c9a <__udivmoddi4+0x1a6>
 8000d9a:	4463      	add	r3, ip
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	e74d      	b.n	8000c3c <__udivmoddi4+0x148>
 8000da0:	4606      	mov	r6, r0
 8000da2:	4623      	mov	r3, r4
 8000da4:	4608      	mov	r0, r1
 8000da6:	e70f      	b.n	8000bc8 <__udivmoddi4+0xd4>
 8000da8:	3e02      	subs	r6, #2
 8000daa:	4463      	add	r3, ip
 8000dac:	e730      	b.n	8000c10 <__udivmoddi4+0x11c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <AD9959_WriteData>:
//	HAL_GPIO_WritePin(GPIOA, 1<<9, GPIO_PIN_SET);
//	HAL_Delay(2);
//	HAL_GPIO_WritePin(GPIOA, 1<<9, GPIO_PIN_RESET);
//}
void AD9959_WriteData(uint8_t RegisterAddress, uint8_t NumberofRegisters, uint8_t *RegisterData)
{
 8000db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000db8:	4604      	mov	r4, r0
 8000dba:	4688      	mov	r8, r1
 8000dbc:	4692      	mov	sl, r2
	uint8_t	RegisterIndex = 0;
	uint8_t	i = 0;

	ControlValue = RegisterAddress;
//Ð´ï¿½ï¿½ï¿½ï¿½?
	SCLK_LOW;
 8000dbe:	4d31      	ldr	r5, [pc, #196]	@ (8000e84 <AD9959_WriteData+0xd0>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	4628      	mov	r0, r5
 8000dc6:	f001 f96b 	bl	80020a0 <HAL_GPIO_WritePin>
	CS_LOW;
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2102      	movs	r1, #2
 8000dce:	4628      	mov	r0, r5
 8000dd0:	f001 f966 	bl	80020a0 <HAL_GPIO_WritePin>
 8000dd4:	2508      	movs	r5, #8
	for(i=0; i<8; i++)
	{
		SCLK_LOW;
 8000dd6:	4e2b      	ldr	r6, [pc, #172]	@ (8000e84 <AD9959_WriteData+0xd0>)
 8000dd8:	f04f 0900 	mov.w	r9, #0
 8000ddc:	2701      	movs	r7, #1
 8000dde:	464a      	mov	r2, r9
 8000de0:	4639      	mov	r1, r7
 8000de2:	4630      	mov	r0, r6
 8000de4:	f001 f95c 	bl	80020a0 <HAL_GPIO_WritePin>
		if(0x80 == (ControlValue & 0x80))
 8000de8:	f014 0f80 	tst.w	r4, #128	@ 0x80
		SDIO0_HIGH;
 8000dec:	bf14      	ite	ne
 8000dee:	463a      	movne	r2, r7
		else
			SDIO0_LOW;
 8000df0:	464a      	moveq	r2, r9
 8000df2:	2104      	movs	r1, #4
 8000df4:	4630      	mov	r0, r6
 8000df6:	f001 f953 	bl	80020a0 <HAL_GPIO_WritePin>
		SCLK_HIGH;
 8000dfa:	463a      	mov	r2, r7
 8000dfc:	4639      	mov	r1, r7
 8000dfe:	4630      	mov	r0, r6
 8000e00:	f001 f94e 	bl	80020a0 <HAL_GPIO_WritePin>
		ControlValue <<= 1;
 8000e04:	0064      	lsls	r4, r4, #1
 8000e06:	b2e4      	uxtb	r4, r4
	for(i=0; i<8; i++)
 8000e08:	1e6b      	subs	r3, r5, #1
 8000e0a:	f013 05ff 	ands.w	r5, r3, #255	@ 0xff
 8000e0e:	d1e6      	bne.n	8000dde <AD9959_WriteData+0x2a>
	}
	SCLK_LOW;
 8000e10:	2200      	movs	r2, #0
 8000e12:	2101      	movs	r1, #1
 8000e14:	481b      	ldr	r0, [pc, #108]	@ (8000e84 <AD9959_WriteData+0xd0>)
 8000e16:	f001 f943 	bl	80020a0 <HAL_GPIO_WritePin>
//Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	for (RegisterIndex=0; RegisterIndex<NumberofRegisters; RegisterIndex++)
 8000e1a:	f1b8 0f00 	cmp.w	r8, #0
 8000e1e:	d02a      	beq.n	8000e76 <AD9959_WriteData+0xc2>
 8000e20:	46d1      	mov	r9, sl
 8000e22:	44c2      	add	sl, r8
	{
		ValueToWrite = RegisterData[RegisterIndex];
		for (i=0; i<8; i++)
		{
			SCLK_LOW;
 8000e24:	4e17      	ldr	r6, [pc, #92]	@ (8000e84 <AD9959_WriteData+0xd0>)
 8000e26:	f04f 0800 	mov.w	r8, #0
 8000e2a:	2701      	movs	r7, #1
 8000e2c:	e006      	b.n	8000e3c <AD9959_WriteData+0x88>
			else
			SDIO0_LOW;
			SCLK_HIGH;
			ValueToWrite <<= 1;
		}
		SCLK_LOW;
 8000e2e:	4642      	mov	r2, r8
 8000e30:	4639      	mov	r1, r7
 8000e32:	4630      	mov	r0, r6
 8000e34:	f001 f934 	bl	80020a0 <HAL_GPIO_WritePin>
	for (RegisterIndex=0; RegisterIndex<NumberofRegisters; RegisterIndex++)
 8000e38:	45d1      	cmp	r9, sl
 8000e3a:	d01c      	beq.n	8000e76 <AD9959_WriteData+0xc2>
		ValueToWrite = RegisterData[RegisterIndex];
 8000e3c:	f819 5b01 	ldrb.w	r5, [r9], #1
 8000e40:	2408      	movs	r4, #8
			SCLK_LOW;
 8000e42:	4642      	mov	r2, r8
 8000e44:	4639      	mov	r1, r7
 8000e46:	4630      	mov	r0, r6
 8000e48:	f001 f92a 	bl	80020a0 <HAL_GPIO_WritePin>
			if(0x80 == (ValueToWrite & 0x80))
 8000e4c:	f015 0f80 	tst.w	r5, #128	@ 0x80
			SDIO0_HIGH;
 8000e50:	bf14      	ite	ne
 8000e52:	463a      	movne	r2, r7
			SDIO0_LOW;
 8000e54:	4642      	moveq	r2, r8
 8000e56:	2104      	movs	r1, #4
 8000e58:	4630      	mov	r0, r6
 8000e5a:	f001 f921 	bl	80020a0 <HAL_GPIO_WritePin>
			SCLK_HIGH;
 8000e5e:	463a      	mov	r2, r7
 8000e60:	4639      	mov	r1, r7
 8000e62:	4630      	mov	r0, r6
 8000e64:	f001 f91c 	bl	80020a0 <HAL_GPIO_WritePin>
			ValueToWrite <<= 1;
 8000e68:	006d      	lsls	r5, r5, #1
 8000e6a:	b2ed      	uxtb	r5, r5
		for (i=0; i<8; i++)
 8000e6c:	1e63      	subs	r3, r4, #1
 8000e6e:	f013 04ff 	ands.w	r4, r3, #255	@ 0xff
 8000e72:	d1e6      	bne.n	8000e42 <AD9959_WriteData+0x8e>
 8000e74:	e7db      	b.n	8000e2e <AD9959_WriteData+0x7a>
	}
  CS_HIGH;
 8000e76:	2201      	movs	r2, #1
 8000e78:	2102      	movs	r1, #2
 8000e7a:	4802      	ldr	r0, [pc, #8]	@ (8000e84 <AD9959_WriteData+0xd0>)
 8000e7c:	f001 f910 	bl	80020a0 <HAL_GPIO_WritePin>
}
 8000e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e84:	48000800 	.word	0x48000800

08000e88 <Write_CFTW0>:
void Write_CFTW0(uint32_t fre)
{
 8000e88:	b500      	push	{lr}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	4601      	mov	r1, r0
		uint8_t CFTW0_DATA[4] ={0x00,0x00,0x00,0x00};	//ï¿½Ð¼ï¿½ï¿½ï¿½ï¿????????????
	  uint32_t Temp;
	  Temp=(uint32_t)fre * 4294967296 / 500000000;
 8000e8e:	a30c      	add	r3, pc, #48	@ (adr r3, 8000ec0 <Write_CFTW0+0x38>)
 8000e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e94:	2000      	movs	r0, #0
 8000e96:	f7ff fddd 	bl	8000a54 <__aeabi_ldivmod>
	  CFTW0_DATA[3]=(uint8_t)Temp;
 8000e9a:	f88d 0007 	strb.w	r0, [sp, #7]
	  CFTW0_DATA[2]=(uint8_t)(Temp>>8);
 8000e9e:	0a03      	lsrs	r3, r0, #8
 8000ea0:	f88d 3006 	strb.w	r3, [sp, #6]
	  CFTW0_DATA[1]=(uint8_t)(Temp>>16);
 8000ea4:	0c03      	lsrs	r3, r0, #16
 8000ea6:	f88d 3005 	strb.w	r3, [sp, #5]
	  CFTW0_DATA[0]=(uint8_t)(Temp>>24);
 8000eaa:	0e00      	lsrs	r0, r0, #24
 8000eac:	f88d 0004 	strb.w	r0, [sp, #4]
		AD9959_WriteData(0x04,4,CFTW0_DATA);//CTW0 address 0x04
 8000eb0:	aa01      	add	r2, sp, #4
 8000eb2:	2104      	movs	r1, #4
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	f7ff ff7d 	bl	8000db4 <AD9959_WriteData>
}
 8000eba:	b003      	add	sp, #12
 8000ebc:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ec0:	1dcd6500 	.word	0x1dcd6500
 8000ec4:	00000000 	.word	0x00000000

08000ec8 <AD9959_Set_Fre>:
void AD9959_Set_Fre(uint8_t Channel,uint32_t Freq)
{
 8000ec8:	b510      	push	{r4, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	460c      	mov	r4, r1
		uint8_t CHANNEL[1] = {0x00};

		CHANNEL[0]=Channel;
 8000ece:	f88d 0004 	strb.w	r0, [sp, #4]
		AD9959_WriteData(0x00,1,CHANNEL);//ï¿½ï¿½ï¿½Æ¼Ä´ï¿½ï¿½ï¿½Ð´ï¿½ï¿½CHnÍ¨ï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½CHn
 8000ed2:	aa01      	add	r2, sp, #4
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f7ff ff6c 	bl	8000db4 <AD9959_WriteData>
    Write_CFTW0(Freq);//ï¿½ï¿½ï¿½CHnï¿½è¶¨Æµï¿½ï¿½
 8000edc:	4620      	mov	r0, r4
 8000ede:	f7ff ffd3 	bl	8000e88 <Write_CFTW0>
}
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd10      	pop	{r4, pc}

08000ee6 <IntReset>:
void IntReset()
{
 8000ee6:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOA, 1<<1, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2102      	movs	r1, #2
 8000eec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ef0:	f001 f8d6 	bl	80020a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f000 fc83 	bl	8001800 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, 1<<1, 1);
 8000efa:	2201      	movs	r2, #1
 8000efc:	2102      	movs	r1, #2
 8000efe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f02:	f001 f8cd 	bl	80020a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f06:	2001      	movs	r0, #1
 8000f08:	f000 fc7a 	bl	8001800 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, 1<<1, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2102      	movs	r1, #2
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f001 f8c4 	bl	80020a0 <HAL_GPIO_WritePin>
}
 8000f18:	bd08      	pop	{r3, pc}
	...

08000f1c <Intserve>:
void Intserve(void)
{
 8000f1c:	b510      	push	{r4, lr}
		//AD9959_PWR=0;
	HAL_GPIO_WritePin(PWR_GPIO_Port, PWR_Pin, 0);
 8000f1e:	4c22      	ldr	r4, [pc, #136]	@ (8000fa8 <Intserve+0x8c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	2110      	movs	r1, #16
 8000f24:	4620      	mov	r0, r4
 8000f26:	f001 f8bb 	bl	80020a0 <HAL_GPIO_WritePin>
    CS_HIGH;
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2102      	movs	r1, #2
 8000f2e:	4620      	mov	r0, r4
 8000f30:	f001 f8b6 	bl	80020a0 <HAL_GPIO_WritePin>
    SCLK_LOW;
 8000f34:	2200      	movs	r2, #0
 8000f36:	2101      	movs	r1, #1
 8000f38:	4620      	mov	r0, r4
 8000f3a:	f001 f8b1 	bl	80020a0 <HAL_GPIO_WritePin>
    UPDATE_LOW;
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2108      	movs	r1, #8
 8000f42:	4620      	mov	r0, r4
 8000f44:	f001 f8ac 	bl	80020a0 <HAL_GPIO_WritePin>
//    PS0 = 0;
    HAL_GPIO_WritePin(PS0_GPIO_Port, PS0_Pin, 0);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	f001 f8a7 	bl	80020a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PS1_GPIO_Port, PS1_Pin, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2140      	movs	r1, #64	@ 0x40
 8000f56:	4620      	mov	r0, r4
 8000f58:	f001 f8a2 	bl	80020a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PS2_GPIO_Port, PS2_Pin, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2180      	movs	r1, #128	@ 0x80
 8000f60:	4620      	mov	r0, r4
 8000f62:	f001 f89d 	bl	80020a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PS3_GPIO_Port, PS3_Pin, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	f001 f897 	bl	80020a0 <HAL_GPIO_WritePin>
//    PS1 = 0;
//    PS2 = 0;
//    PS3 = 0;
    SDIO0_HIGH;
 8000f72:	2201      	movs	r2, #1
 8000f74:	2104      	movs	r1, #4
 8000f76:	4620      	mov	r0, r4
 8000f78:	f001 f892 	bl	80020a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDIO1_GPIO_Port, SDIO1_Pin, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f82:	4620      	mov	r0, r4
 8000f84:	f001 f88c 	bl	80020a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDIO2_GPIO_Port, SDIO2_Pin, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f92:	f001 f885 	bl	80020a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDIO3_GPIO_Port, SDIO3_Pin, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa0:	f001 f87e 	bl	80020a0 <HAL_GPIO_WritePin>
//    SDIO1 = 0;
//    SDIO2 = 0;
//    SDIO3 = 0;
}
 8000fa4:	bd10      	pop	{r4, pc}
 8000fa6:	bf00      	nop
 8000fa8:	48000800 	.word	0x48000800

08000fac <Write_ACR>:
void Write_ACR(uint16_t Ampli)
{
 8000fac:	b500      	push	{lr}
 8000fae:	b083      	sub	sp, #12
	uint32_t A_temp=0;
	uint8_t ACR_DATA[3] = {0x00,0x00,0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 8000fb0:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <Write_ACR+0x2c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f8ad 3004 	strh.w	r3, [sp, #4]
  A_temp=Ampli|0x1000;
 8000fb8:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000

	ACR_DATA[1] = (uint8_t)(A_temp>>8); //é«ä½æ°æ®
 8000fbc:	0a03      	lsrs	r3, r0, #8
 8000fbe:	f88d 3005 	strb.w	r3, [sp, #5]
	ACR_DATA[2] = (uint8_t)A_temp;  //ä½ä½æ°æ®
 8000fc2:	f88d 0006 	strb.w	r0, [sp, #6]
  AD9959_WriteData(0x06,3,ACR_DATA); //ACR address 0x06.CHnè®¾å®å¹åº¦
 8000fc6:	aa01      	add	r2, sp, #4
 8000fc8:	2103      	movs	r1, #3
 8000fca:	2006      	movs	r0, #6
 8000fcc:	f7ff fef2 	bl	8000db4 <AD9959_WriteData>
}
 8000fd0:	b003      	add	sp, #12
 8000fd2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fd6:	bf00      	nop
 8000fd8:	08003af4 	.word	0x08003af4

08000fdc <AD9959_Set_Amp>:

void AD9959_Set_Amp(uint8_t Channel, uint16_t Ampli)
{
 8000fdc:	b510      	push	{r4, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	460c      	mov	r4, r1
	uint8_t CHANNEL[1] = {0x00};

	CHANNEL[0]=Channel;
 8000fe2:	f88d 0004 	strb.w	r0, [sp, #4]
	AD9959_WriteData(0x00,1,CHANNEL); //æ§å¶å¯å­å¨åå¥CHnééï¼ï¿½?ï¿½æ©CHn
 8000fe6:	aa01      	add	r2, sp, #4
 8000fe8:	2101      	movs	r1, #1
 8000fea:	2000      	movs	r0, #0
 8000fec:	f7ff fee2 	bl	8000db4 <AD9959_WriteData>
	Write_ACR(Ampli);							//	CHnè®¾å®å¹åº¦
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f7ff ffdb 	bl	8000fac <Write_ACR>
}
 8000ff6:	b002      	add	sp, #8
 8000ff8:	bd10      	pop	{r4, pc}

08000ffa <Write_CPOW0>:
void Write_CPOW0(uint16_t Phase)
{
 8000ffa:	b500      	push	{lr}
 8000ffc:	b083      	sub	sp, #12
	uint8_t CPOW0_data[2] = {0x00,0x00};
	CPOW0_data[1]=(uint8_t)Phase;
 8000ffe:	f88d 0005 	strb.w	r0, [sp, #5]
	CPOW0_data[0]=(uint8_t)(Phase>>8);
 8001002:	0a00      	lsrs	r0, r0, #8
 8001004:	f88d 0004 	strb.w	r0, [sp, #4]

	AD9959_WriteData(0x05,2,CPOW0_data);//CPOW0 address 0x05.CHnè®¾å®ç¸ä½
 8001008:	aa01      	add	r2, sp, #4
 800100a:	2102      	movs	r1, #2
 800100c:	2005      	movs	r0, #5
 800100e:	f7ff fed1 	bl	8000db4 <AD9959_WriteData>
}
 8001012:	b003      	add	sp, #12
 8001014:	f85d fb04 	ldr.w	pc, [sp], #4

08001018 <AD9959_Set_Phase>:

void AD9959_Set_Phase(uint8_t Channel,uint16_t Phase)
{
 8001018:	b510      	push	{r4, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	460c      	mov	r4, r1
	uint8_t CHANNEL[1] = {0x00};
	CHANNEL[0]=Channel;
 800101e:	f88d 0004 	strb.w	r0, [sp, #4]

	AD9959_WriteData(0x00,1,CHANNEL); //æ§å¶å¯å­å¨åå¥CHnééï¼ï¿½?ï¿½æ©CHn
 8001022:	aa01      	add	r2, sp, #4
 8001024:	2101      	movs	r1, #1
 8001026:	2000      	movs	r0, #0
 8001028:	f7ff fec4 	bl	8000db4 <AD9959_WriteData>
	Write_CPOW0(Phase);//CHnè®¾å®ç¸ä½
 800102c:	4620      	mov	r0, r4
 800102e:	f7ff ffe4 	bl	8000ffa <Write_CPOW0>
}
 8001032:	b002      	add	sp, #8
 8001034:	bd10      	pop	{r4, pc}
	...

08001038 <AD9959_Init>:

void AD9959_Init(void)
{
 8001038:	b500      	push	{lr}
 800103a:	b083      	sub	sp, #12
//	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;	//åå§åç®¡èPC0
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; 		 //æ¨æ½è¾åº
//	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;		 //IOå£ï¿½?ï¿½åº¦ï¿???????????2MHz
//	GPIO_Init(GPIOC, &GPIO_InitStructure);					 //æ ¹æ®è®¾å®åæ°åå§åGPIOC
//
	Intserve();  //IOå£çµå¹³ç¶æåå§å
 800103c:	f7ff ff6e 	bl	8000f1c <Intserve>
  IntReset();  //AD9959å¤ä½
 8001040:	f7ff ff51 	bl	8000ee6 <IntReset>

	//åå§ååè½å¯å­å¨
  uint8_t FR1_DATA[3] = {0xD0,0x00,0x00};//VCO gain control[23]=1ç³»ç»æ¶éé«äº255Mhz; PLL[22:18]=10100,20åé¢,20*25M=500MHZ; Charge pump control = 75uA
 8001044:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <AD9959_Init+0x3c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f8ad 3004 	strh.w	r3, [sp, #4]
 800104c:	0c1b      	lsrs	r3, r3, #16
 800104e:	f88d 3006 	strb.w	r3, [sp, #6]


  uint8_t FR2_DATA[2] = {0x00,0x00};	// åæ¹åæ«æï¼å³ä»èµ·å§å¼æ«å°ç»æï¿½?ï¿½åï¼åä»ç»æï¿½?ï¿½æ«å°èµ·å§ï¿½??
 8001052:	2300      	movs	r3, #0
 8001054:	f8ad 3000 	strh.w	r3, [sp]
  AD9959_WriteData(0x01,3,FR1_DATA);//ååè½å¯å­å¨1
 8001058:	aa01      	add	r2, sp, #4
 800105a:	2103      	movs	r1, #3
 800105c:	2001      	movs	r0, #1
 800105e:	f7ff fea9 	bl	8000db4 <AD9959_WriteData>
  AD9959_WriteData(0x02,2,FR2_DATA);//
 8001062:	466a      	mov	r2, sp
 8001064:	2102      	movs	r1, #2
 8001066:	4608      	mov	r0, r1
 8001068:	f7ff fea4 	bl	8000db4 <AD9959_WriteData>
}
 800106c:	b003      	add	sp, #12
 800106e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001072:	bf00      	nop
 8001074:	08003af4 	.word	0x08003af4

08001078 <IO_Update>:
void IO_Update(void)
{
 8001078:	b510      	push	{r4, lr}
	UPDATE_LOW;
 800107a:	4c0b      	ldr	r4, [pc, #44]	@ (80010a8 <IO_Update+0x30>)
 800107c:	2200      	movs	r2, #0
 800107e:	2108      	movs	r1, #8
 8001080:	4620      	mov	r0, r4
 8001082:	f001 f80d 	bl	80020a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f000 fbba 	bl	8001800 <HAL_Delay>
	UPDATE_HIGH;
 800108c:	2201      	movs	r2, #1
 800108e:	2108      	movs	r1, #8
 8001090:	4620      	mov	r0, r4
 8001092:	f001 f805 	bl	80020a0 <HAL_GPIO_WritePin>
	HAL_Delay(3);
 8001096:	2003      	movs	r0, #3
 8001098:	f000 fbb2 	bl	8001800 <HAL_Delay>
	UPDATE_LOW;
 800109c:	2200      	movs	r2, #0
 800109e:	2108      	movs	r1, #8
 80010a0:	4620      	mov	r0, r4
 80010a2:	f000 fffd 	bl	80020a0 <HAL_GPIO_WritePin>
}
 80010a6:	bd10      	pop	{r4, pc}
 80010a8:	48000800 	.word	0x48000800
 80010ac:	00000000 	.word	0x00000000

080010b0 <set_dac>:
#define offset 621
#define dac_length 4 //å¯¹åº500mVï¼æ ¡åæ¶å¯è½ï¿??è¦æ¹
uint16_t scaled_sine_wave_table_Sd[dac_length];
uint16_t scaled_sine_wave_table_Sm[dac_length];
void set_dac(uint16_t modulation,uint16_t phase) {
 80010b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010b4:	ed2d 8b02 	vpush	{d8}
 80010b8:	b08d      	sub	sp, #52	@ 0x34
  uint16_t max_val;
  uint16_t min_val;

  max_val=(offset*modulation/100)+offset;
 80010ba:	f240 226d 	movw	r2, #621	@ 0x26d
 80010be:	fb02 f300 	mul.w	r3, r2, r0
 80010c2:	4a4f      	ldr	r2, [pc, #316]	@ (8001200 <set_dac+0x150>)
 80010c4:	fb82 2303 	smull	r2, r3, r2, r3
 80010c8:	115b      	asrs	r3, r3, #5
 80010ca:	f203 296d 	addw	r9, r3, #621	@ 0x26d
 80010ce:	fa1f f989 	uxth.w	r9, r9
  min_val=offset-(offset*modulation/100);
 80010d2:	f5c3 731b 	rsb	r3, r3, #620	@ 0x26c
 80010d6:	3301      	adds	r3, #1
 80010d8:	b29b      	uxth	r3, r3
 80010da:	9303      	str	r3, [sp, #12]

  float step = 2 * M_PI / dac_length;

  for (int i = 0; i < dac_length; i++) {
    sine_wave_table[i] = sinf(i * step);
    sine_wave_table_phase[i] = sinf(i * step+ phase* M_PI/180.0 );
 80010dc:	4608      	mov	r0, r1
 80010de:	f7ff f9ed 	bl	80004bc <__aeabi_i2d>
 80010e2:	a345      	add	r3, pc, #276	@ (adr r3, 80011f8 <set_dac+0x148>)
 80010e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e8:	f7ff fa52 	bl	8000590 <__aeabi_dmul>
 80010ec:	2200      	movs	r2, #0
 80010ee:	4b45      	ldr	r3, [pc, #276]	@ (8001204 <set_dac+0x154>)
 80010f0:	f7ff fb78 	bl	80007e4 <__aeabi_ddiv>
 80010f4:	4606      	mov	r6, r0
 80010f6:	460f      	mov	r7, r1
 80010f8:	ad08      	add	r5, sp, #32
 80010fa:	f10d 0810 	add.w	r8, sp, #16
 80010fe:	46c3      	mov	fp, r8
 8001100:	46aa      	mov	sl, r5
  for (int i = 0; i < dac_length; i++) {
 8001102:	2400      	movs	r4, #0
    sine_wave_table[i] = sinf(i * step);
 8001104:	eddf 8a40 	vldr	s17, [pc, #256]	@ 8001208 <set_dac+0x158>
 8001108:	ee07 4a90 	vmov	s15, r4
 800110c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001110:	ee28 8a28 	vmul.f32	s16, s16, s17
 8001114:	eeb0 0a48 	vmov.f32	s0, s16
 8001118:	f001 ff7a 	bl	8003010 <sinf>
 800111c:	ecaa 0a01 	vstmia	sl!, {s0}
    sine_wave_table_phase[i] = sinf(i * step+ phase* M_PI/180.0 );
 8001120:	ee18 0a10 	vmov	r0, s16
 8001124:	f7ff f9dc 	bl	80004e0 <__aeabi_f2d>
 8001128:	4632      	mov	r2, r6
 800112a:	463b      	mov	r3, r7
 800112c:	f7ff f87a 	bl	8000224 <__adddf3>
 8001130:	f7ff fc40 	bl	80009b4 <__aeabi_d2f>
 8001134:	ee00 0a10 	vmov	s0, r0
 8001138:	f001 ff6a 	bl	8003010 <sinf>
 800113c:	ecab 0a01 	vstmia	fp!, {s0}
  for (int i = 0; i < dac_length; i++) {
 8001140:	3401      	adds	r4, #1
 8001142:	2c04      	cmp	r4, #4
 8001144:	d1e0      	bne.n	8001108 <set_dac+0x58>
 8001146:	4931      	ldr	r1, [pc, #196]	@ (800120c <set_dac+0x15c>)
 8001148:	4a31      	ldr	r2, [pc, #196]	@ (8001210 <set_dac+0x160>)
 800114a:	f105 0010 	add.w	r0, r5, #16

  }
  for (int i = 0; i < dac_length; i++) {
    scaled_sine_wave_table_Sd[i] = (uint16_t)((sine_wave_table[i] + 1) * (max_val - min_val) / 2 + min_val);
 800114e:	9b03      	ldr	r3, [sp, #12]
 8001150:	eba9 0403 	sub.w	r4, r9, r3
 8001154:	ee07 4a10 	vmov	s14, r4
 8001158:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001164:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8001168:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800116c:	ecf5 7a01 	vldmia	r5!, {s15}
 8001170:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001178:	ee67 7a86 	vmul.f32	s15, s15, s12
 800117c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001184:	ee17 3a90 	vmov	r3, s15
 8001188:	f821 3b02 	strh.w	r3, [r1], #2
    scaled_sine_wave_table_Sm[i] = (uint16_t)((sine_wave_table_phase[i] + 1) * (max_val - min_val) / 2 + min_val);
 800118c:	ecf8 7a01 	vldmia	r8!, {s15}
 8001190:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001198:	ee67 7a86 	vmul.f32	s15, s15, s12
 800119c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80011a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011a4:	ee17 3a90 	vmov	r3, s15
 80011a8:	f822 3b02 	strh.w	r3, [r2], #2
  for (int i = 0; i < dac_length; i++) {
 80011ac:	4285      	cmp	r5, r0
 80011ae:	d1dd      	bne.n	800116c <set_dac+0xbc>
  }
  HAL_DAC_Start_DMA(&hdac3, DAC_CHANNEL_1,scaled_sine_wave_table_Sd, dac_length / 2, DAC_ALIGN_12B_R);
 80011b0:	4e16      	ldr	r6, [pc, #88]	@ (800120c <set_dac+0x15c>)
 80011b2:	4d18      	ldr	r5, [pc, #96]	@ (8001214 <set_dac+0x164>)
 80011b4:	2400      	movs	r4, #0
 80011b6:	9400      	str	r4, [sp, #0]
 80011b8:	2302      	movs	r3, #2
 80011ba:	4632      	mov	r2, r6
 80011bc:	4621      	mov	r1, r4
 80011be:	4628      	mov	r0, r5
 80011c0:	f000 fbb8 	bl	8001934 <HAL_DAC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac3, DAC_CHANNEL_2,scaled_sine_wave_table_Sd, dac_length / 2, DAC_ALIGN_12B_R);
 80011c4:	9400      	str	r4, [sp, #0]
 80011c6:	2302      	movs	r3, #2
 80011c8:	4632      	mov	r2, r6
 80011ca:	2110      	movs	r1, #16
 80011cc:	4628      	mov	r0, r5
 80011ce:	f000 fbb1 	bl	8001934 <HAL_DAC_Start_DMA>

  (&htim15)->Instance->ARR = (uint32_t)(19);
 80011d2:	4c11      	ldr	r4, [pc, #68]	@ (8001218 <set_dac+0x168>)
 80011d4:	6823      	ldr	r3, [r4, #0]
 80011d6:	2213      	movs	r2, #19
 80011d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 HAL_OPAMP_Start(&hopamp6);
 80011da:	4810      	ldr	r0, [pc, #64]	@ (800121c <set_dac+0x16c>)
 80011dc:	f000 ffd6 	bl	800218c <HAL_OPAMP_Start>
 HAL_OPAMP_Start(&hopamp3);
 80011e0:	480f      	ldr	r0, [pc, #60]	@ (8001220 <set_dac+0x170>)
 80011e2:	f000 ffd3 	bl	800218c <HAL_OPAMP_Start>
 HAL_TIM_Base_Start(&htim15);
 80011e6:	4620      	mov	r0, r4
 80011e8:	f001 fc86 	bl	8002af8 <HAL_TIM_Base_Start>
}
 80011ec:	b00d      	add	sp, #52	@ 0x34
 80011ee:	ecbd 8b02 	vpop	{d8}
 80011f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011f6:	bf00      	nop
 80011f8:	54442d18 	.word	0x54442d18
 80011fc:	400921fb 	.word	0x400921fb
 8001200:	51eb851f 	.word	0x51eb851f
 8001204:	40668000 	.word	0x40668000
 8001208:	3fc90fdb 	.word	0x3fc90fdb
 800120c:	20000030 	.word	0x20000030
 8001210:	20000028 	.word	0x20000028
 8001214:	200001bc 	.word	0x200001bc
 8001218:	20000038 	.word	0x20000038
 800121c:	20000084 	.word	0x20000084
 8001220:	200000c0 	.word	0x200000c0

08001224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001224:	b500      	push	{lr}
 8001226:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001228:	2238      	movs	r2, #56	@ 0x38
 800122a:	2100      	movs	r1, #0
 800122c:	a806      	add	r0, sp, #24
 800122e:	f002 fc29 	bl	8003a84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001232:	2000      	movs	r0, #0
 8001234:	9001      	str	r0, [sp, #4]
 8001236:	9002      	str	r0, [sp, #8]
 8001238:	9003      	str	r0, [sp, #12]
 800123a:	9004      	str	r0, [sp, #16]
 800123c:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800123e:	f000 ffc1 	bl	80021c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001242:	2301      	movs	r3, #1
 8001244:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001246:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800124a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800124c:	2302      	movs	r3, #2
 800124e:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001250:	2203      	movs	r2, #3
 8001252:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV5;
 8001254:	2205      	movs	r2, #5
 8001256:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001258:	2240      	movs	r2, #64	@ 0x40
 800125a:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800125c:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800125e:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001260:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001262:	a806      	add	r0, sp, #24
 8001264:	f001 f840 	bl	80022e8 <HAL_RCC_OscConfig>
 8001268:	b9b8      	cbnz	r0, 800129a <SystemClock_Config+0x76>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126a:	230f      	movs	r3, #15
 800126c:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800126e:	2303      	movs	r3, #3
 8001270:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001272:	2300      	movs	r3, #0
 8001274:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001276:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001278:	9305      	str	r3, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800127a:	2104      	movs	r1, #4
 800127c:	eb0d 0001 	add.w	r0, sp, r1
 8001280:	f001 fb10 	bl	80028a4 <HAL_RCC_ClockConfig>
 8001284:	b958      	cbnz	r0, 800129e <SystemClock_Config+0x7a>
  {
    Error_Handler();
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001286:	2200      	movs	r2, #0
 8001288:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800128c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001290:	f001 fa9e 	bl	80027d0 <HAL_RCC_MCOConfig>
}
 8001294:	b015      	add	sp, #84	@ 0x54
 8001296:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800129a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800129c:	e7fe      	b.n	800129c <SystemClock_Config+0x78>
 800129e:	b672      	cpsid	i
 80012a0:	e7fe      	b.n	80012a0 <SystemClock_Config+0x7c>
	...

080012a4 <main>:
{
 80012a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012a8:	b096      	sub	sp, #88	@ 0x58
  HAL_Init();
 80012aa:	f000 fa87 	bl	80017bc <HAL_Init>
  SystemClock_Config();
 80012ae:	f7ff ffb9 	bl	8001224 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b2:	2500      	movs	r5, #0
 80012b4:	950a      	str	r5, [sp, #40]	@ 0x28
 80012b6:	950b      	str	r5, [sp, #44]	@ 0x2c
 80012b8:	950c      	str	r5, [sp, #48]	@ 0x30
 80012ba:	950d      	str	r5, [sp, #52]	@ 0x34
 80012bc:	950e      	str	r5, [sp, #56]	@ 0x38
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012be:	4c8a      	ldr	r4, [pc, #552]	@ (80014e8 <main+0x244>)
 80012c0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012c2:	f043 0320 	orr.w	r3, r3, #32
 80012c6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80012c8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012ca:	f003 0320 	and.w	r3, r3, #32
 80012ce:	9303      	str	r3, [sp, #12]
 80012d0:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80012da:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	9304      	str	r3, [sp, #16]
 80012e2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80012ec:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	9305      	str	r3, [sp, #20]
 80012f4:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80012f8:	f043 0302 	orr.w	r3, r3, #2
 80012fc:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80012fe:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	9306      	str	r3, [sp, #24]
 8001306:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, SCLK_Pin|CS_Pin|SDIO0_Pin|UPDATE_Pin
 8001308:	f8df 820c 	ldr.w	r8, [pc, #524]	@ 8001518 <main+0x274>
 800130c:	462a      	mov	r2, r5
 800130e:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001312:	4640      	mov	r0, r8
 8001314:	f000 fec4 	bl	80020a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RESET_Pin|SDIO3_Pin, GPIO_PIN_RESET);
 8001318:	462a      	mov	r2, r5
 800131a:	f240 2102 	movw	r1, #514	@ 0x202
 800131e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001322:	f000 febd 	bl	80020a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SDIO4_GPIO_Port, SDIO4_Pin, GPIO_PIN_SET);
 8001326:	2201      	movs	r2, #1
 8001328:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800132c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001330:	f000 feb6 	bl	80020a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SCLK_Pin|CS_Pin|SDIO0_Pin|UPDATE_Pin
 8001334:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001338:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133a:	2701      	movs	r7, #1
 800133c:	970b      	str	r7, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	950c      	str	r5, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001340:	2602      	movs	r6, #2
 8001342:	960d      	str	r6, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001344:	a90a      	add	r1, sp, #40	@ 0x28
 8001346:	4640      	mov	r0, r8
 8001348:	f000 fdca 	bl	8001ee0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RESET_Pin|SDIO3_Pin|SDIO4_Pin;
 800134c:	f240 6302 	movw	r3, #1538	@ 0x602
 8001350:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	970b      	str	r7, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	950c      	str	r5, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001356:	960d      	str	r6, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001358:	a90a      	add	r1, sp, #40	@ 0x28
 800135a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800135e:	f000 fdbf 	bl	8001ee0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDIO2_Pin;
 8001362:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001366:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001368:	960b      	str	r6, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	950c      	str	r5, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800136e:	950e      	str	r5, [sp, #56]	@ 0x38
  HAL_GPIO_Init(SDIO2_GPIO_Port, &GPIO_InitStruct);
 8001370:	a90a      	add	r1, sp, #40	@ 0x28
 8001372:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001376:	f000 fdb3 	bl	8001ee0 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800137a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800137c:	f043 0304 	orr.w	r3, r3, #4
 8001380:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001382:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	9301      	str	r3, [sp, #4]
 800138a:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800138c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800138e:	433b      	orrs	r3, r7
 8001390:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001392:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001394:	403b      	ands	r3, r7
 8001396:	9302      	str	r3, [sp, #8]
 8001398:	9b02      	ldr	r3, [sp, #8]
  DAC_ChannelConfTypeDef sConfig = {0};
 800139a:	2230      	movs	r2, #48	@ 0x30
 800139c:	4629      	mov	r1, r5
 800139e:	a80a      	add	r0, sp, #40	@ 0x28
 80013a0:	f002 fb70 	bl	8003a84 <memset>
  hdac3.Instance = DAC3;
 80013a4:	4851      	ldr	r0, [pc, #324]	@ (80014ec <main+0x248>)
 80013a6:	4b52      	ldr	r3, [pc, #328]	@ (80014f0 <main+0x24c>)
 80013a8:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80013aa:	f000 fab1 	bl	8001910 <HAL_DAC_Init>
 80013ae:	2800      	cmp	r0, #0
 80013b0:	f040 8087 	bne.w	80014c2 <main+0x21e>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80013b4:	2302      	movs	r3, #2
 80013b6:	930a      	str	r3, [sp, #40]	@ 0x28
  sConfig.DAC_DMADoubleDataMode = ENABLE;
 80013b8:	2201      	movs	r2, #1
 80013ba:	f88d 202c 	strb.w	r2, [sp, #44]	@ 0x2c
  sConfig.DAC_SignedFormat = DISABLE;
 80013be:	2200      	movs	r2, #0
 80013c0:	f88d 202d 	strb.w	r2, [sp, #45]	@ 0x2d
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80013c4:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfig.DAC_Trigger = DAC_TRIGGER_T15_TRGO;
 80013c6:	210e      	movs	r1, #14
 80013c8:	910d      	str	r1, [sp, #52]	@ 0x34
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80013ca:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80013cc:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80013ce:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80013d0:	9211      	str	r2, [sp, #68]	@ 0x44
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013d2:	a90a      	add	r1, sp, #40	@ 0x28
 80013d4:	4845      	ldr	r0, [pc, #276]	@ (80014ec <main+0x248>)
 80013d6:	f000 fb57 	bl	8001a88 <HAL_DAC_ConfigChannel>
 80013da:	2800      	cmp	r0, #0
 80013dc:	d173      	bne.n	80014c6 <main+0x222>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80013de:	2210      	movs	r2, #16
 80013e0:	a90a      	add	r1, sp, #40	@ 0x28
 80013e2:	4842      	ldr	r0, [pc, #264]	@ (80014ec <main+0x248>)
 80013e4:	f000 fb50 	bl	8001a88 <HAL_DAC_ConfigChannel>
 80013e8:	2800      	cmp	r0, #0
 80013ea:	d16e      	bne.n	80014ca <main+0x226>
  hopamp6.Instance = OPAMP6;
 80013ec:	4841      	ldr	r0, [pc, #260]	@ (80014f4 <main+0x250>)
 80013ee:	4b42      	ldr	r3, [pc, #264]	@ (80014f8 <main+0x254>)
 80013f0:	6003      	str	r3, [r0, #0]
  hopamp6.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 80013f2:	2380      	movs	r3, #128	@ 0x80
 80013f4:	6043      	str	r3, [r0, #4]
  hopamp6.Init.Mode = OPAMP_FOLLOWER_MODE;
 80013f6:	2360      	movs	r3, #96	@ 0x60
 80013f8:	6083      	str	r3, [r0, #8]
  hopamp6.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 80013fa:	230c      	movs	r3, #12
 80013fc:	6103      	str	r3, [r0, #16]
  hopamp6.Init.InternalOutput = DISABLE;
 80013fe:	2300      	movs	r3, #0
 8001400:	7503      	strb	r3, [r0, #20]
  hopamp6.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001402:	6183      	str	r3, [r0, #24]
  hopamp6.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001404:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp6) != HAL_OK)
 8001406:	f000 fe51 	bl	80020ac <HAL_OPAMP_Init>
 800140a:	2800      	cmp	r0, #0
 800140c:	d15f      	bne.n	80014ce <main+0x22a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140e:	2300      	movs	r3, #0
 8001410:	930a      	str	r3, [sp, #40]	@ 0x28
 8001412:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001414:	930c      	str	r3, [sp, #48]	@ 0x30
 8001416:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001418:	9307      	str	r3, [sp, #28]
 800141a:	9308      	str	r3, [sp, #32]
 800141c:	9309      	str	r3, [sp, #36]	@ 0x24
  htim15.Instance = TIM15;
 800141e:	4837      	ldr	r0, [pc, #220]	@ (80014fc <main+0x258>)
 8001420:	4a37      	ldr	r2, [pc, #220]	@ (8001500 <main+0x25c>)
 8001422:	6002      	str	r2, [r0, #0]
  htim15.Init.Prescaler = 0;
 8001424:	6043      	str	r3, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001426:	6083      	str	r3, [r0, #8]
  htim15.Init.Period = 19;
 8001428:	2213      	movs	r2, #19
 800142a:	60c2      	str	r2, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142c:	6103      	str	r3, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 800142e:	6143      	str	r3, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001432:	f001 fc73 	bl	8002d1c <HAL_TIM_Base_Init>
 8001436:	2800      	cmp	r0, #0
 8001438:	d14b      	bne.n	80014d2 <main+0x22e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143e:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001440:	a90a      	add	r1, sp, #40	@ 0x28
 8001442:	482e      	ldr	r0, [pc, #184]	@ (80014fc <main+0x258>)
 8001444:	f001 fca8 	bl	8002d98 <HAL_TIM_ConfigClockSource>
 8001448:	2800      	cmp	r0, #0
 800144a:	d144      	bne.n	80014d6 <main+0x232>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800144c:	2320      	movs	r3, #32
 800144e:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001454:	a907      	add	r1, sp, #28
 8001456:	4829      	ldr	r0, [pc, #164]	@ (80014fc <main+0x258>)
 8001458:	f001 fd84 	bl	8002f64 <HAL_TIMEx_MasterConfigSynchronization>
 800145c:	2800      	cmp	r0, #0
 800145e:	d13c      	bne.n	80014da <main+0x236>
  hcordic.Instance = CORDIC;
 8001460:	4828      	ldr	r0, [pc, #160]	@ (8001504 <main+0x260>)
 8001462:	4b29      	ldr	r3, [pc, #164]	@ (8001508 <main+0x264>)
 8001464:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001466:	f000 f9df 	bl	8001828 <HAL_CORDIC_Init>
 800146a:	2800      	cmp	r0, #0
 800146c:	d137      	bne.n	80014de <main+0x23a>
  hopamp3.Instance = OPAMP3;
 800146e:	4827      	ldr	r0, [pc, #156]	@ (800150c <main+0x268>)
 8001470:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <main+0x26c>)
 8001472:	6003      	str	r3, [r0, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8001474:	2380      	movs	r3, #128	@ 0x80
 8001476:	6043      	str	r3, [r0, #4]
  hopamp3.Init.Mode = OPAMP_FOLLOWER_MODE;
 8001478:	2360      	movs	r3, #96	@ 0x60
 800147a:	6083      	str	r3, [r0, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 800147c:	230c      	movs	r3, #12
 800147e:	6103      	str	r3, [r0, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	7503      	strb	r3, [r0, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001484:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001486:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001488:	f000 fe10 	bl	80020ac <HAL_OPAMP_Init>
 800148c:	bb48      	cbnz	r0, 80014e2 <main+0x23e>
  AD9959_Init();
 800148e:	f7ff fdd3 	bl	8001038 <AD9959_Init>
  AD9959_Set_Fre(0xf0, x);
 8001492:	4920      	ldr	r1, [pc, #128]	@ (8001514 <main+0x270>)
 8001494:	20f0      	movs	r0, #240	@ 0xf0
 8001496:	f7ff fd17 	bl	8000ec8 <AD9959_Set_Fre>
  AD9959_Set_Amp(0xf0, 600);
 800149a:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800149e:	20f0      	movs	r0, #240	@ 0xf0
 80014a0:	f7ff fd9c 	bl	8000fdc <AD9959_Set_Amp>
  AD9959_Set_Phase(0x10, 0);
 80014a4:	2100      	movs	r1, #0
 80014a6:	2010      	movs	r0, #16
 80014a8:	f7ff fdb6 	bl	8001018 <AD9959_Set_Phase>
  AD9959_Set_Phase(0x20, 0);
 80014ac:	2100      	movs	r1, #0
 80014ae:	2020      	movs	r0, #32
 80014b0:	f7ff fdb2 	bl	8001018 <AD9959_Set_Phase>
  IO_Update();
 80014b4:	f7ff fde0 	bl	8001078 <IO_Update>
  set_dac(30,0);
 80014b8:	2100      	movs	r1, #0
 80014ba:	201e      	movs	r0, #30
 80014bc:	f7ff fdf8 	bl	80010b0 <set_dac>
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <main+0x21c>
 80014c2:	b672      	cpsid	i
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <main+0x220>
 80014c6:	b672      	cpsid	i
 80014c8:	e7fe      	b.n	80014c8 <main+0x224>
 80014ca:	b672      	cpsid	i
 80014cc:	e7fe      	b.n	80014cc <main+0x228>
 80014ce:	b672      	cpsid	i
 80014d0:	e7fe      	b.n	80014d0 <main+0x22c>
 80014d2:	b672      	cpsid	i
 80014d4:	e7fe      	b.n	80014d4 <main+0x230>
 80014d6:	b672      	cpsid	i
 80014d8:	e7fe      	b.n	80014d8 <main+0x234>
 80014da:	b672      	cpsid	i
 80014dc:	e7fe      	b.n	80014dc <main+0x238>
 80014de:	b672      	cpsid	i
 80014e0:	e7fe      	b.n	80014e0 <main+0x23c>
 80014e2:	b672      	cpsid	i
 80014e4:	e7fe      	b.n	80014e4 <main+0x240>
 80014e6:	bf00      	nop
 80014e8:	40021000 	.word	0x40021000
 80014ec:	200001bc 	.word	0x200001bc
 80014f0:	50001000 	.word	0x50001000
 80014f4:	20000084 	.word	0x20000084
 80014f8:	40010314 	.word	0x40010314
 80014fc:	20000038 	.word	0x20000038
 8001500:	40014000 	.word	0x40014000
 8001504:	200001d0 	.word	0x200001d0
 8001508:	40020c00 	.word	0x40020c00
 800150c:	200000c0 	.word	0x200000c0
 8001510:	40010308 	.word	0x40010308
 8001514:	01c9c380 	.word	0x01c9c380
 8001518:	48000800 	.word	0x48000800

0800151c <Error_Handler>:
 800151c:	b672      	cpsid	i
 800151e:	e7fe      	b.n	800151e <Error_Handler+0x2>

08001520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b500      	push	{lr}
 8001522:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001524:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <HAL_MspInit+0x34>)
 8001526:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001528:	f042 0201 	orr.w	r2, r2, #1
 800152c:	661a      	str	r2, [r3, #96]	@ 0x60
 800152e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001530:	f002 0201 	and.w	r2, r2, #1
 8001534:	9200      	str	r2, [sp, #0]
 8001536:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001538:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800153a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800153e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800154a:	f000 fec5 	bl	80022d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800154e:	b003      	add	sp, #12
 8001550:	f85d fb04 	ldr.w	pc, [sp], #4
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8001558:	6802      	ldr	r2, [r0, #0]
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_CORDIC_MspInit+0x28>)
 800155c:	429a      	cmp	r2, r3
 800155e:	d000      	beq.n	8001562 <HAL_CORDIC_MspInit+0xa>
 8001560:	4770      	bx	lr
{
 8001562:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8001564:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001568:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800156a:	f042 0208 	orr.w	r2, r2, #8
 800156e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800157a:	b002      	add	sp, #8
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40020c00 	.word	0x40020c00

08001584 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8001584:	6802      	ldr	r2, [r0, #0]
 8001586:	4b28      	ldr	r3, [pc, #160]	@ (8001628 <HAL_DAC_MspInit+0xa4>)
 8001588:	429a      	cmp	r2, r3
 800158a:	d000      	beq.n	800158e <HAL_DAC_MspInit+0xa>
 800158c:	4770      	bx	lr
{
 800158e:	b510      	push	{r4, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001594:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8001598:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 800159c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800159e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80015a2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	9b01      	ldr	r3, [sp, #4]

    /* DAC3 DMA Init */
    /* DAC3_CH1 Init */
    hdma_dac3_ch1.Instance = DMA1_Channel1;
 80015ae:	481f      	ldr	r0, [pc, #124]	@ (800162c <HAL_DAC_MspInit+0xa8>)
 80015b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001630 <HAL_DAC_MspInit+0xac>)
 80015b2:	6003      	str	r3, [r0, #0]
    hdma_dac3_ch1.Init.Request = DMA_REQUEST_DAC3_CHANNEL1;
 80015b4:	2366      	movs	r3, #102	@ 0x66
 80015b6:	6043      	str	r3, [r0, #4]
    hdma_dac3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015b8:	2310      	movs	r3, #16
 80015ba:	6083      	str	r3, [r0, #8]
    hdma_dac3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015bc:	2300      	movs	r3, #0
 80015be:	60c3      	str	r3, [r0, #12]
    hdma_dac3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80015c0:	2280      	movs	r2, #128	@ 0x80
 80015c2:	6102      	str	r2, [r0, #16]
    hdma_dac3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015c8:	6142      	str	r2, [r0, #20]
    hdma_dac3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015ce:	6182      	str	r2, [r0, #24]
    hdma_dac3_ch1.Init.Mode = DMA_CIRCULAR;
 80015d0:	2220      	movs	r2, #32
 80015d2:	61c2      	str	r2, [r0, #28]
    hdma_dac3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80015d4:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_dac3_ch1) != HAL_OK)
 80015d6:	f000 fbc3 	bl	8001d60 <HAL_DMA_Init>
 80015da:	b9f0      	cbnz	r0, 800161a <HAL_DAC_MspInit+0x96>
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac3_ch1);
 80015dc:	4b13      	ldr	r3, [pc, #76]	@ (800162c <HAL_DAC_MspInit+0xa8>)
 80015de:	60a3      	str	r3, [r4, #8]
 80015e0:	629c      	str	r4, [r3, #40]	@ 0x28

    /* DAC3_CH2 Init */
    hdma_dac3_ch2.Instance = DMA1_Channel2;
 80015e2:	4814      	ldr	r0, [pc, #80]	@ (8001634 <HAL_DAC_MspInit+0xb0>)
 80015e4:	4b14      	ldr	r3, [pc, #80]	@ (8001638 <HAL_DAC_MspInit+0xb4>)
 80015e6:	6003      	str	r3, [r0, #0]
    hdma_dac3_ch2.Init.Request = DMA_REQUEST_DAC3_CHANNEL2;
 80015e8:	2367      	movs	r3, #103	@ 0x67
 80015ea:	6043      	str	r3, [r0, #4]
    hdma_dac3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015ec:	2310      	movs	r3, #16
 80015ee:	6083      	str	r3, [r0, #8]
    hdma_dac3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60c3      	str	r3, [r0, #12]
    hdma_dac3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	6102      	str	r2, [r0, #16]
    hdma_dac3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015fc:	6142      	str	r2, [r0, #20]
    hdma_dac3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001602:	6182      	str	r2, [r0, #24]
    hdma_dac3_ch2.Init.Mode = DMA_CIRCULAR;
 8001604:	2220      	movs	r2, #32
 8001606:	61c2      	str	r2, [r0, #28]
    hdma_dac3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8001608:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_dac3_ch2) != HAL_OK)
 800160a:	f000 fba9 	bl	8001d60 <HAL_DMA_Init>
 800160e:	b938      	cbnz	r0, 8001620 <HAL_DAC_MspInit+0x9c>
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac3_ch2);
 8001610:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <HAL_DAC_MspInit+0xb0>)
 8001612:	60e3      	str	r3, [r4, #12]
 8001614:	629c      	str	r4, [r3, #40]	@ 0x28

  /* USER CODE END DAC3_MspInit 1 */

  }

}
 8001616:	b002      	add	sp, #8
 8001618:	bd10      	pop	{r4, pc}
      Error_Handler();
 800161a:	f7ff ff7f 	bl	800151c <Error_Handler>
 800161e:	e7dd      	b.n	80015dc <HAL_DAC_MspInit+0x58>
      Error_Handler();
 8001620:	f7ff ff7c 	bl	800151c <Error_Handler>
 8001624:	e7f4      	b.n	8001610 <HAL_DAC_MspInit+0x8c>
 8001626:	bf00      	nop
 8001628:	50001000 	.word	0x50001000
 800162c:	2000015c 	.word	0x2000015c
 8001630:	40020008 	.word	0x40020008
 8001634:	200000fc 	.word	0x200000fc
 8001638:	4002001c 	.word	0x4002001c

0800163c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 800163c:	b500      	push	{lr}
 800163e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	2300      	movs	r3, #0
 8001642:	9303      	str	r3, [sp, #12]
 8001644:	9304      	str	r3, [sp, #16]
 8001646:	9305      	str	r3, [sp, #20]
 8001648:	9306      	str	r3, [sp, #24]
 800164a:	9307      	str	r3, [sp, #28]
  if(hopamp->Instance==OPAMP3)
 800164c:	6803      	ldr	r3, [r0, #0]
 800164e:	4a18      	ldr	r2, [pc, #96]	@ (80016b0 <HAL_OPAMP_MspInit+0x74>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d005      	beq.n	8001660 <HAL_OPAMP_MspInit+0x24>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP6)
 8001654:	4a17      	ldr	r2, [pc, #92]	@ (80016b4 <HAL_OPAMP_MspInit+0x78>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d015      	beq.n	8001686 <HAL_OPAMP_MspInit+0x4a>
  /* USER CODE BEGIN OPAMP6_MspInit 1 */

  /* USER CODE END OPAMP6_MspInit 1 */
  }

}
 800165a:	b009      	add	sp, #36	@ 0x24
 800165c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001660:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_OPAMP_MspInit+0x7c>)
 8001662:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001664:	f042 0202 	orr.w	r2, r2, #2
 8001668:	64da      	str	r2, [r3, #76]	@ 0x4c
 800166a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166c:	f003 0302 	and.w	r3, r3, #2
 8001670:	9301      	str	r3, [sp, #4]
 8001672:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001674:	2302      	movs	r3, #2
 8001676:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001678:	2303      	movs	r3, #3
 800167a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167c:	a903      	add	r1, sp, #12
 800167e:	480f      	ldr	r0, [pc, #60]	@ (80016bc <HAL_OPAMP_MspInit+0x80>)
 8001680:	f000 fc2e 	bl	8001ee0 <HAL_GPIO_Init>
 8001684:	e7e9      	b.n	800165a <HAL_OPAMP_MspInit+0x1e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <HAL_OPAMP_MspInit+0x7c>)
 8001688:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800168a:	f042 0202 	orr.w	r2, r2, #2
 800168e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800169a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800169e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016a0:	2303      	movs	r3, #3
 80016a2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a4:	a903      	add	r1, sp, #12
 80016a6:	4805      	ldr	r0, [pc, #20]	@ (80016bc <HAL_OPAMP_MspInit+0x80>)
 80016a8:	f000 fc1a 	bl	8001ee0 <HAL_GPIO_Init>
}
 80016ac:	e7d5      	b.n	800165a <HAL_OPAMP_MspInit+0x1e>
 80016ae:	bf00      	nop
 80016b0:	40010308 	.word	0x40010308
 80016b4:	40010314 	.word	0x40010314
 80016b8:	40021000 	.word	0x40021000
 80016bc:	48000400 	.word	0x48000400

080016c0 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM15)
 80016c0:	6802      	ldr	r2, [r0, #0]
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_TIM_Base_MspInit+0x28>)
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d000      	beq.n	80016ca <HAL_TIM_Base_MspInit+0xa>
 80016c8:	4770      	bx	lr
{
 80016ca:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80016cc:	f503 4350 	add.w	r3, r3, #53248	@ 0xd000
 80016d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80016d6:	661a      	str	r2, [r3, #96]	@ 0x60
 80016d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016de:	9301      	str	r3, [sp, #4]
 80016e0:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM15_MspInit 1 */

  }

}
 80016e2:	b002      	add	sp, #8
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40014000 	.word	0x40014000

080016ec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016ec:	e7fe      	b.n	80016ec <NMI_Handler>

080016ee <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ee:	e7fe      	b.n	80016ee <HardFault_Handler>

080016f0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <MemManage_Handler>

080016f2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f2:	e7fe      	b.n	80016f2 <BusFault_Handler>

080016f4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <UsageFault_Handler>

080016f6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f6:	4770      	bx	lr

080016f8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f8:	4770      	bx	lr

080016fa <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016fa:	4770      	bx	lr

080016fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016fe:	f000 f86d 	bl	80017dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001702:	bd08      	pop	{r3, pc}

08001704 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001704:	4a03      	ldr	r2, [pc, #12]	@ (8001714 <SystemInit+0x10>)
 8001706:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800170a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800170e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001712:	4770      	bx	lr
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001718:	480d      	ldr	r0, [pc, #52]	@ (8001750 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800171a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800171c:	f7ff fff2 	bl	8001704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001720:	480c      	ldr	r0, [pc, #48]	@ (8001754 <LoopForever+0x6>)
  ldr r1, =_edata
 8001722:	490d      	ldr	r1, [pc, #52]	@ (8001758 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001724:	4a0d      	ldr	r2, [pc, #52]	@ (800175c <LoopForever+0xe>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001728:	e002      	b.n	8001730 <LoopCopyDataInit>

0800172a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800172a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800172c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172e:	3304      	adds	r3, #4

08001730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001734:	d3f9      	bcc.n	800172a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001736:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001738:	4c0a      	ldr	r4, [pc, #40]	@ (8001764 <LoopForever+0x16>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800173c:	e001      	b.n	8001742 <LoopFillZerobss>

0800173e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001740:	3204      	adds	r2, #4

08001742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001744:	d3fb      	bcc.n	800173e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001746:	f002 f9a5 	bl	8003a94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800174a:	f7ff fdab 	bl	80012a4 <main>

0800174e <LoopForever>:

LoopForever:
    b LoopForever
 800174e:	e7fe      	b.n	800174e <LoopForever>
  ldr   r0, =_estack
 8001750:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001758:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800175c:	08003eec 	.word	0x08003eec
  ldr r2, =_sbss
 8001760:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001764:	200001fc 	.word	0x200001fc

08001768 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001768:	e7fe      	b.n	8001768 <ADC1_2_IRQHandler>
	...

0800176c <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800176c:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_InitTick+0x44>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	b90b      	cbnz	r3, 8001776 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001772:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001774:	4770      	bx	lr
{
 8001776:	b510      	push	{r4, lr}
 8001778:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800177a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800177e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001782:	4a0c      	ldr	r2, [pc, #48]	@ (80017b4 <HAL_InitTick+0x48>)
 8001784:	6810      	ldr	r0, [r2, #0]
 8001786:	fbb0 f0f3 	udiv	r0, r0, r3
 800178a:	f000 f8ad 	bl	80018e8 <HAL_SYSTICK_Config>
 800178e:	b968      	cbnz	r0, 80017ac <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001790:	2c0f      	cmp	r4, #15
 8001792:	d901      	bls.n	8001798 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8001794:	2001      	movs	r0, #1
 8001796:	e00a      	b.n	80017ae <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001798:	2200      	movs	r2, #0
 800179a:	4621      	mov	r1, r4
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	f000 f86c 	bl	800187c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017a4:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <HAL_InitTick+0x4c>)
 80017a6:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80017a8:	2000      	movs	r0, #0
 80017aa:	e000      	b.n	80017ae <HAL_InitTick+0x42>
      status = HAL_ERROR;
 80017ac:	2001      	movs	r0, #1
}
 80017ae:	bd10      	pop	{r4, pc}
 80017b0:	20000004 	.word	0x20000004
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000008 	.word	0x20000008

080017bc <HAL_Init>:
{
 80017bc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017be:	2003      	movs	r0, #3
 80017c0:	f000 f84a 	bl	8001858 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017c4:	200f      	movs	r0, #15
 80017c6:	f7ff ffd1 	bl	800176c <HAL_InitTick>
 80017ca:	b110      	cbz	r0, 80017d2 <HAL_Init+0x16>
    status = HAL_ERROR;
 80017cc:	2401      	movs	r4, #1
}
 80017ce:	4620      	mov	r0, r4
 80017d0:	bd10      	pop	{r4, pc}
 80017d2:	4604      	mov	r4, r0
    HAL_MspInit();
 80017d4:	f7ff fea4 	bl	8001520 <HAL_MspInit>
 80017d8:	e7f9      	b.n	80017ce <HAL_Init+0x12>
	...

080017dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80017dc:	4a03      	ldr	r2, [pc, #12]	@ (80017ec <HAL_IncTick+0x10>)
 80017de:	6813      	ldr	r3, [r2, #0]
 80017e0:	4903      	ldr	r1, [pc, #12]	@ (80017f0 <HAL_IncTick+0x14>)
 80017e2:	6809      	ldr	r1, [r1, #0]
 80017e4:	440b      	add	r3, r1
 80017e6:	6013      	str	r3, [r2, #0]
}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	200001f8 	.word	0x200001f8
 80017f0:	20000004 	.word	0x20000004

080017f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80017f4:	4b01      	ldr	r3, [pc, #4]	@ (80017fc <HAL_GetTick+0x8>)
 80017f6:	6818      	ldr	r0, [r3, #0]
}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	200001f8 	.word	0x200001f8

08001800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001800:	b538      	push	{r3, r4, r5, lr}
 8001802:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff fff6 	bl	80017f4 <HAL_GetTick>
 8001808:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800180a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800180e:	d002      	beq.n	8001816 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <HAL_Delay+0x24>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001816:	f7ff ffed 	bl	80017f4 <HAL_GetTick>
 800181a:	1b40      	subs	r0, r0, r5
 800181c:	42a0      	cmp	r0, r4
 800181e:	d3fa      	bcc.n	8001816 <HAL_Delay+0x16>
  {
  }
}
 8001820:	bd38      	pop	{r3, r4, r5, pc}
 8001822:	bf00      	nop
 8001824:	20000004 	.word	0x20000004

08001828 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8001828:	b1a0      	cbz	r0, 8001854 <HAL_CORDIC_Init+0x2c>
{
 800182a:	b510      	push	{r4, lr}
 800182c:	4604      	mov	r4, r0

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 800182e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8001832:	b153      	cbz	r3, 800184a <HAL_CORDIC_Init+0x22>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8001834:	2000      	movs	r0, #0
 8001836:	6260      	str	r0, [r4, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8001838:	6060      	str	r0, [r4, #4]
  hcordic->pOutBuff = NULL;
 800183a:	60a0      	str	r0, [r4, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 800183c:	60e0      	str	r0, [r4, #12]
  hcordic->NbCalcToGet = 0U;
 800183e:	6120      	str	r0, [r4, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8001840:	6160      	str	r0, [r4, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8001842:	2301      	movs	r3, #1
 8001844:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
}
 8001848:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 800184a:	f880 3020 	strb.w	r3, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 800184e:	f7ff fe83 	bl	8001558 <HAL_CORDIC_MspInit>
 8001852:	e7ef      	b.n	8001834 <HAL_CORDIC_Init+0xc>
    return HAL_ERROR;
 8001854:	2001      	movs	r0, #1
}
 8001856:	4770      	bx	lr

08001858 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4907      	ldr	r1, [pc, #28]	@ (8001878 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800185a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800185c:	0203      	lsls	r3, r0, #8
 800185e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001862:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001866:	0412      	lsls	r2, r2, #16
 8001868:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800186c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001874:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001876:	4770      	bx	lr
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800187c:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800187e:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <HAL_NVIC_SetPriority+0x64>)
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001886:	f1c3 0c07 	rsb	ip, r3, #7
 800188a:	f1bc 0f04 	cmp.w	ip, #4
 800188e:	bf28      	it	cs
 8001890:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001894:	f103 0e04 	add.w	lr, r3, #4
 8001898:	f1be 0f06 	cmp.w	lr, #6
 800189c:	bf8c      	ite	hi
 800189e:	3b03      	subhi	r3, #3
 80018a0:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a2:	f04f 3eff 	mov.w	lr, #4294967295
 80018a6:	fa0e fc0c 	lsl.w	ip, lr, ip
 80018aa:	ea21 010c 	bic.w	r1, r1, ip
 80018ae:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b0:	fa0e fe03 	lsl.w	lr, lr, r3
 80018b4:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b8:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80018ba:	2800      	cmp	r0, #0
 80018bc:	db09      	blt.n	80018d2 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018be:	0109      	lsls	r1, r1, #4
 80018c0:	b2c9      	uxtb	r1, r1
 80018c2:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80018c6:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80018ca:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80018ce:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d2:	f000 000f 	and.w	r0, r0, #15
 80018d6:	0109      	lsls	r1, r1, #4
 80018d8:	b2c9      	uxtb	r1, r1
 80018da:	4b02      	ldr	r3, [pc, #8]	@ (80018e4 <HAL_NVIC_SetPriority+0x68>)
 80018dc:	5419      	strb	r1, [r3, r0]
 80018de:	e7f6      	b.n	80018ce <HAL_NVIC_SetPriority+0x52>
 80018e0:	e000ed00 	.word	0xe000ed00
 80018e4:	e000ed14 	.word	0xe000ed14

080018e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	3801      	subs	r0, #1
 80018ea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80018ee:	d20b      	bcs.n	8001908 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80018f4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f6:	4a05      	ldr	r2, [pc, #20]	@ (800190c <HAL_SYSTICK_Config+0x24>)
 80018f8:	21f0      	movs	r1, #240	@ 0xf0
 80018fa:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018fe:	2000      	movs	r0, #0
 8001900:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001902:	2207      	movs	r2, #7
 8001904:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001906:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001908:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800190a:	4770      	bx	lr
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001910:	b170      	cbz	r0, 8001930 <HAL_DAC_Init+0x20>
{
 8001912:	b510      	push	{r4, lr}
 8001914:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001916:	7903      	ldrb	r3, [r0, #4]
 8001918:	b133      	cbz	r3, 8001928 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800191a:	2302      	movs	r3, #2
 800191c:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800191e:	2000      	movs	r0, #0
 8001920:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001922:	2301      	movs	r3, #1
 8001924:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8001926:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8001928:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800192a:	f7ff fe2b 	bl	8001584 <HAL_DAC_MspInit>
 800192e:	e7f4      	b.n	800191a <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8001930:	2001      	movs	r0, #1
}
 8001932:	4770      	bx	lr

08001934 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001934:	b570      	push	{r4, r5, r6, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	9e06      	ldr	r6, [sp, #24]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800193a:	2800      	cmp	r0, #0
 800193c:	d073      	beq.n	8001a26 <HAL_DAC_Start_DMA+0xf2>
 800193e:	460d      	mov	r5, r1
 8001940:	4611      	mov	r1, r2
 8001942:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001944:	7942      	ldrb	r2, [r0, #5]
 8001946:	2a01      	cmp	r2, #1
 8001948:	d06f      	beq.n	8001a2a <HAL_DAC_Start_DMA+0xf6>
 800194a:	2201      	movs	r2, #1
 800194c:	7142      	strb	r2, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800194e:	2202      	movs	r2, #2
 8001950:	7102      	strb	r2, [r0, #4]

  if (Channel == DAC_CHANNEL_1)
 8001952:	2d00      	cmp	r5, #0
 8001954:	d13f      	bne.n	80019d6 <HAL_DAC_Start_DMA+0xa2>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001956:	6882      	ldr	r2, [r0, #8]
 8001958:	4835      	ldr	r0, [pc, #212]	@ (8001a30 <HAL_DAC_Start_DMA+0xfc>)
 800195a:	62d0      	str	r0, [r2, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800195c:	68a2      	ldr	r2, [r4, #8]
 800195e:	4835      	ldr	r0, [pc, #212]	@ (8001a34 <HAL_DAC_Start_DMA+0x100>)
 8001960:	6310      	str	r0, [r2, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001962:	68a2      	ldr	r2, [r4, #8]
 8001964:	4834      	ldr	r0, [pc, #208]	@ (8001a38 <HAL_DAC_Start_DMA+0x104>)
 8001966:	6350      	str	r0, [r2, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001968:	6820      	ldr	r0, [r4, #0]
 800196a:	6802      	ldr	r2, [r0, #0]
 800196c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001970:	6002      	str	r2, [r0, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001972:	b126      	cbz	r6, 800197e <HAL_DAC_Start_DMA+0x4a>
 8001974:	2e04      	cmp	r6, #4
 8001976:	d02b      	beq.n	80019d0 <HAL_DAC_Start_DMA+0x9c>
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
        break;
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001978:	6822      	ldr	r2, [r4, #0]
 800197a:	3210      	adds	r2, #16
        break;
 800197c:	e001      	b.n	8001982 <HAL_DAC_Start_DMA+0x4e>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800197e:	6822      	ldr	r2, [r4, #0]
 8001980:	3208      	adds	r2, #8
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001982:	6826      	ldr	r6, [r4, #0]
 8001984:	6830      	ldr	r0, [r6, #0]
 8001986:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 800198a:	6030      	str	r0, [r6, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800198c:	68a0      	ldr	r0, [r4, #8]
 800198e:	f000 fa5d 	bl	8001e4c <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001992:	2300      	movs	r3, #0
 8001994:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8001996:	2800      	cmp	r0, #0
 8001998:	d13f      	bne.n	8001a1a <HAL_DAC_Start_DMA+0xe6>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800199a:	6822      	ldr	r2, [r4, #0]
 800199c:	6811      	ldr	r1, [r2, #0]
 800199e:	f005 0510 	and.w	r5, r5, #16
 80019a2:	2301      	movs	r3, #1
 80019a4:	40ab      	lsls	r3, r5
 80019a6:	430b      	orrs	r3, r1
 80019a8:	6013      	str	r3, [r2, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019aa:	4b24      	ldr	r3, [pc, #144]	@ (8001a3c <HAL_DAC_Start_DMA+0x108>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	099b      	lsrs	r3, r3, #6
 80019b0:	4a23      	ldr	r2, [pc, #140]	@ (8001a40 <HAL_DAC_Start_DMA+0x10c>)
 80019b2:	fba2 2303 	umull	r2, r3, r2, r3
 80019b6:	099b      	lsrs	r3, r3, #6
 80019b8:	3301      	adds	r3, #1
 80019ba:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80019bc:	9b01      	ldr	r3, [sp, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d02f      	beq.n	8001a22 <HAL_DAC_Start_DMA+0xee>
    {
      wait_loop_index--;
 80019c2:	9b01      	ldr	r3, [sp, #4]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80019c8:	9b01      	ldr	r3, [sp, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f9      	bne.n	80019c2 <HAL_DAC_Start_DMA+0x8e>
 80019ce:	e028      	b.n	8001a22 <HAL_DAC_Start_DMA+0xee>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80019d0:	6822      	ldr	r2, [r4, #0]
 80019d2:	320c      	adds	r2, #12
        break;
 80019d4:	e7d5      	b.n	8001982 <HAL_DAC_Start_DMA+0x4e>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80019d6:	68c2      	ldr	r2, [r0, #12]
 80019d8:	481a      	ldr	r0, [pc, #104]	@ (8001a44 <HAL_DAC_Start_DMA+0x110>)
 80019da:	62d0      	str	r0, [r2, #44]	@ 0x2c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80019dc:	68e2      	ldr	r2, [r4, #12]
 80019de:	481a      	ldr	r0, [pc, #104]	@ (8001a48 <HAL_DAC_Start_DMA+0x114>)
 80019e0:	6310      	str	r0, [r2, #48]	@ 0x30
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80019e2:	68e2      	ldr	r2, [r4, #12]
 80019e4:	4819      	ldr	r0, [pc, #100]	@ (8001a4c <HAL_DAC_Start_DMA+0x118>)
 80019e6:	6350      	str	r0, [r2, #52]	@ 0x34
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80019e8:	6820      	ldr	r0, [r4, #0]
 80019ea:	6802      	ldr	r2, [r0, #0]
 80019ec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80019f0:	6002      	str	r2, [r0, #0]
    switch (Alignment)
 80019f2:	b126      	cbz	r6, 80019fe <HAL_DAC_Start_DMA+0xca>
 80019f4:	2e04      	cmp	r6, #4
 80019f6:	d00d      	beq.n	8001a14 <HAL_DAC_Start_DMA+0xe0>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80019f8:	6822      	ldr	r2, [r4, #0]
 80019fa:	321c      	adds	r2, #28
        break;
 80019fc:	e001      	b.n	8001a02 <HAL_DAC_Start_DMA+0xce>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80019fe:	6822      	ldr	r2, [r4, #0]
 8001a00:	3214      	adds	r2, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001a02:	6826      	ldr	r6, [r4, #0]
 8001a04:	6830      	ldr	r0, [r6, #0]
 8001a06:	f040 5000 	orr.w	r0, r0, #536870912	@ 0x20000000
 8001a0a:	6030      	str	r0, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001a0c:	68e0      	ldr	r0, [r4, #12]
 8001a0e:	f000 fa1d 	bl	8001e4c <HAL_DMA_Start_IT>
 8001a12:	e7be      	b.n	8001992 <HAL_DAC_Start_DMA+0x5e>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001a14:	6822      	ldr	r2, [r4, #0]
 8001a16:	3218      	adds	r2, #24
        break;
 8001a18:	e7f3      	b.n	8001a02 <HAL_DAC_Start_DMA+0xce>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a1a:	6923      	ldr	r3, [r4, #16]
 8001a1c:	f043 0304 	orr.w	r3, r3, #4
 8001a20:	6123      	str	r3, [r4, #16]
  }

  /* Return function status */
  return status;
}
 8001a22:	b002      	add	sp, #8
 8001a24:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001a26:	2001      	movs	r0, #1
 8001a28:	e7fb      	b.n	8001a22 <HAL_DAC_Start_DMA+0xee>
  __HAL_LOCK(hdac);
 8001a2a:	2002      	movs	r0, #2
 8001a2c:	e7f9      	b.n	8001a22 <HAL_DAC_Start_DMA+0xee>
 8001a2e:	bf00      	nop
 8001a30:	08001a53 	.word	0x08001a53
 8001a34:	08001a65 	.word	0x08001a65
 8001a38:	08001a71 	.word	0x08001a71
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	053e2d63 	.word	0x053e2d63
 8001a44:	08001c97 	.word	0x08001c97
 8001a48:	08001ca9 	.word	0x08001ca9
 8001a4c:	08001cb5 	.word	0x08001cb5

08001a50 <HAL_DAC_ConvCpltCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001a50:	4770      	bx	lr

08001a52 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a52:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a54:	6a84      	ldr	r4, [r0, #40]	@ 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001a56:	4620      	mov	r0, r4
 8001a58:	f7ff fffa 	bl	8001a50 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	7123      	strb	r3, [r4, #4]
}
 8001a60:	bd10      	pop	{r4, pc}

08001a62 <HAL_DAC_ConvHalfCpltCallbackCh1>:
}
 8001a62:	4770      	bx	lr

08001a64 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a64:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001a66:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8001a68:	f7ff fffb 	bl	8001a62 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001a6c:	bd08      	pop	{r3, pc}

08001a6e <HAL_DAC_ErrorCallbackCh1>:
}
 8001a6e:	4770      	bx	lr

08001a70 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001a70:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a72:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a74:	6923      	ldr	r3, [r4, #16]
 8001a76:	f043 0304 	orr.w	r3, r3, #4
 8001a7a:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	f7ff fff6 	bl	8001a6e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a82:	2301      	movs	r3, #1
 8001a84:	7123      	strb	r3, [r4, #4]
}
 8001a86:	bd10      	pop	{r4, pc}

08001a88 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8001a88:	2800      	cmp	r0, #0
 8001a8a:	f000 80f8 	beq.w	8001c7e <HAL_DAC_ConfigChannel+0x1f6>
{
 8001a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a92:	460c      	mov	r4, r1
 8001a94:	4615      	mov	r5, r2
 8001a96:	4606      	mov	r6, r0
  if ((hdac == NULL) || (sConfig == NULL))
 8001a98:	2900      	cmp	r1, #0
 8001a9a:	f000 80f2 	beq.w	8001c82 <HAL_DAC_ConfigChannel+0x1fa>
  __HAL_LOCK(hdac);
 8001a9e:	7943      	ldrb	r3, [r0, #5]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	f000 80f0 	beq.w	8001c86 <HAL_DAC_ConfigChannel+0x1fe>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001aae:	688b      	ldr	r3, [r1, #8]
 8001ab0:	2b04      	cmp	r3, #4
 8001ab2:	d070      	beq.n	8001b96 <HAL_DAC_ConfigChannel+0x10e>
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001ab4:	69e3      	ldr	r3, [r4, #28]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	f000 80c1 	beq.w	8001c3e <HAL_DAC_ConfigChannel+0x1b6>
  tmpreg1 = hdac->Instance->MCR;
 8001abc:	6833      	ldr	r3, [r6, #0]
 8001abe:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001ac0:	f005 0510 	and.w	r5, r5, #16
 8001ac4:	2007      	movs	r0, #7
 8001ac6:	40a8      	lsls	r0, r5
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8001ac8:	69a3      	ldr	r3, [r4, #24]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	f000 80c4 	beq.w	8001c58 <HAL_DAC_ConfigChannel+0x1d0>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	f000 80c3 	beq.w	8001c5c <HAL_DAC_ConfigChannel+0x1d4>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001ad6:	6962      	ldr	r2, [r4, #20]
 8001ad8:	fab2 f282 	clz	r2, r2
 8001adc:	0952      	lsrs	r2, r2, #5
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8001ade:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ae2:	40ab      	lsls	r3, r5
 8001ae4:	ea21 0103 	bic.w	r1, r1, r3
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8001ae8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aec:	40ab      	lsls	r3, r5
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8001aee:	4303      	orrs	r3, r0
 8001af0:	ea21 0103 	bic.w	r1, r1, r3
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8001af4:	7923      	ldrb	r3, [r4, #4]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	bf14      	ite	ne
 8001afa:	2300      	movne	r3, #0
 8001afc:	2301      	moveq	r3, #1
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8001afe:	68a7      	ldr	r7, [r4, #8]
 8001b00:	6960      	ldr	r0, [r4, #20]
 8001b02:	4307      	orrs	r7, r0
 8001b04:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
 8001b08:	7963      	ldrb	r3, [r4, #5]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	bf14      	ite	ne
 8001b0e:	2300      	movne	r3, #0
 8001b10:	2301      	moveq	r3, #1
 8001b12:	ea47 2743 	orr.w	r7, r7, r3, lsl #9
 8001b16:	4317      	orrs	r7, r2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8001b18:	f421 4840 	bic.w	r8, r1, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8001b1c:	6823      	ldr	r3, [r4, #0]
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	f000 809e 	beq.w	8001c60 <HAL_DAC_ConfigChannel+0x1d8>
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8001b24:	ea48 0803 	orr.w	r8, r8, r3
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001b28:	40af      	lsls	r7, r5
 8001b2a:	ea47 0708 	orr.w	r7, r7, r8
  hdac->Instance->MCR = tmpreg1;
 8001b2e:	6833      	ldr	r3, [r6, #0]
 8001b30:	63df      	str	r7, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001b32:	6831      	ldr	r1, [r6, #0]
 8001b34:	680b      	ldr	r3, [r1, #0]
 8001b36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b3a:	40aa      	lsls	r2, r5
 8001b3c:	ea23 0302 	bic.w	r3, r3, r2
 8001b40:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 8001b42:	6831      	ldr	r1, [r6, #0]
 8001b44:	680a      	ldr	r2, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001b46:	f640 73fe 	movw	r3, #4094	@ 0xffe
 8001b4a:	40ab      	lsls	r3, r5
 8001b4c:	ea22 0203 	bic.w	r2, r2, r3
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001b50:	68e3      	ldr	r3, [r4, #12]
 8001b52:	40ab      	lsls	r3, r5
 8001b54:	4313      	orrs	r3, r2
  hdac->Instance->CR = tmpreg1;
 8001b56:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001b58:	6831      	ldr	r1, [r6, #0]
 8001b5a:	680b      	ldr	r3, [r1, #0]
 8001b5c:	22c0      	movs	r2, #192	@ 0xc0
 8001b5e:	40aa      	lsls	r2, r5
 8001b60:	ea23 0302 	bic.w	r3, r3, r2
 8001b64:	600b      	str	r3, [r1, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8001b66:	68e3      	ldr	r3, [r4, #12]
 8001b68:	f3c3 0183 	ubfx	r1, r3, #2, #4
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8001b6c:	6830      	ldr	r0, [r6, #0]
 8001b6e:	6e02      	ldr	r2, [r0, #96]	@ 0x60
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8001b70:	6923      	ldr	r3, [r4, #16]
 8001b72:	019b      	lsls	r3, r3, #6
 8001b74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001b78:	430b      	orrs	r3, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8001b7a:	40ab      	lsls	r3, r5
 8001b7c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8001b80:	40a9      	lsls	r1, r5
 8001b82:	ea22 0201 	bic.w	r2, r2, r1
 8001b86:	4313      	orrs	r3, r2
 8001b88:	6603      	str	r3, [r0, #96]	@ 0x60
  hdac->State = HAL_DAC_STATE_READY;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	7133      	strb	r3, [r6, #4]
  __HAL_UNLOCK(hdac);
 8001b8e:	2000      	movs	r0, #0
 8001b90:	7170      	strb	r0, [r6, #5]
}
 8001b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8001b96:	f7ff fe2d 	bl	80017f4 <HAL_GetTick>
 8001b9a:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8001b9c:	b135      	cbz	r5, 8001bac <HAL_DAC_ConfigChannel+0x124>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001b9e:	6833      	ldr	r3, [r6, #0]
 8001ba0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ba2:	2a00      	cmp	r2, #0
 8001ba4:	db3b      	blt.n	8001c1e <HAL_DAC_ConfigChannel+0x196>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001ba6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001ba8:	645a      	str	r2, [r3, #68]	@ 0x44
 8001baa:	e006      	b.n	8001bba <HAL_DAC_ConfigChannel+0x132>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001bac:	6833      	ldr	r3, [r6, #0]
 8001bae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bb0:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001bb4:	d11e      	bne.n	8001bf4 <HAL_DAC_ConfigChannel+0x16c>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001bb6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001bb8:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001bba:	6830      	ldr	r0, [r6, #0]
 8001bbc:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001bbe:	f005 0210 	and.w	r2, r5, #16
 8001bc2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001bc6:	4091      	lsls	r1, r2
 8001bc8:	ea23 0301 	bic.w	r3, r3, r1
 8001bcc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001bce:	4091      	lsls	r1, r2
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	6483      	str	r3, [r0, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8001bd4:	6830      	ldr	r0, [r6, #0]
 8001bd6:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8001bd8:	21ff      	movs	r1, #255	@ 0xff
 8001bda:	4091      	lsls	r1, r2
 8001bdc:	ea23 0301 	bic.w	r3, r3, r1
 8001be0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001be2:	4091      	lsls	r1, r2
 8001be4:	430b      	orrs	r3, r1
 8001be6:	64c3      	str	r3, [r0, #76]	@ 0x4c
 8001be8:	e764      	b.n	8001ab4 <HAL_DAC_ConfigChannel+0x2c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001bea:	6833      	ldr	r3, [r6, #0]
 8001bec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bee:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001bf2:	d0e0      	beq.n	8001bb6 <HAL_DAC_ConfigChannel+0x12e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001bf4:	f7ff fdfe 	bl	80017f4 <HAL_GetTick>
 8001bf8:	1bc0      	subs	r0, r0, r7
 8001bfa:	2801      	cmp	r0, #1
 8001bfc:	d9f5      	bls.n	8001bea <HAL_DAC_ConfigChannel+0x162>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001bfe:	6833      	ldr	r3, [r6, #0]
 8001c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c02:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8001c06:	d0f0      	beq.n	8001bea <HAL_DAC_ConfigChannel+0x162>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001c08:	6933      	ldr	r3, [r6, #16]
 8001c0a:	f043 0308 	orr.w	r3, r3, #8
 8001c0e:	6133      	str	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001c10:	2003      	movs	r0, #3
 8001c12:	7130      	strb	r0, [r6, #4]
            return HAL_TIMEOUT;
 8001c14:	e7bd      	b.n	8001b92 <HAL_DAC_ConfigChannel+0x10a>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001c16:	6833      	ldr	r3, [r6, #0]
 8001c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c1a:	2a00      	cmp	r2, #0
 8001c1c:	dac3      	bge.n	8001ba6 <HAL_DAC_ConfigChannel+0x11e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001c1e:	f7ff fde9 	bl	80017f4 <HAL_GetTick>
 8001c22:	1bc0      	subs	r0, r0, r7
 8001c24:	2801      	cmp	r0, #1
 8001c26:	d9f6      	bls.n	8001c16 <HAL_DAC_ConfigChannel+0x18e>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001c28:	6833      	ldr	r3, [r6, #0]
 8001c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	daf2      	bge.n	8001c16 <HAL_DAC_ConfigChannel+0x18e>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001c30:	6933      	ldr	r3, [r6, #16]
 8001c32:	f043 0308 	orr.w	r3, r3, #8
 8001c36:	6133      	str	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001c38:	2003      	movs	r0, #3
 8001c3a:	7130      	strb	r0, [r6, #4]
            return HAL_TIMEOUT;
 8001c3c:	e7a9      	b.n	8001b92 <HAL_DAC_ConfigChannel+0x10a>
    tmpreg1 = hdac->Instance->CCR;
 8001c3e:	6831      	ldr	r1, [r6, #0]
 8001c40:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001c42:	f005 0010 	and.w	r0, r5, #16
 8001c46:	231f      	movs	r3, #31
 8001c48:	4083      	lsls	r3, r0
 8001c4a:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001c4e:	6a23      	ldr	r3, [r4, #32]
 8001c50:	4083      	lsls	r3, r0
 8001c52:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8001c54:	638b      	str	r3, [r1, #56]	@ 0x38
 8001c56:	e731      	b.n	8001abc <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 8001c58:	2200      	movs	r2, #0
 8001c5a:	e740      	b.n	8001ade <HAL_DAC_ConfigChannel+0x56>
    connectOnChip = DAC_MCR_MODE1_0;
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	e73e      	b.n	8001ade <HAL_DAC_ConfigChannel+0x56>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8001c60:	f000 ff44 	bl	8002aec <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8001c64:	4b09      	ldr	r3, [pc, #36]	@ (8001c8c <HAL_DAC_ConfigChannel+0x204>)
 8001c66:	4298      	cmp	r0, r3
 8001c68:	d902      	bls.n	8001c70 <HAL_DAC_ConfigChannel+0x1e8>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8001c6a:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 8001c6e:	e75b      	b.n	8001b28 <HAL_DAC_ConfigChannel+0xa0>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001c70:	4b07      	ldr	r3, [pc, #28]	@ (8001c90 <HAL_DAC_ConfigChannel+0x208>)
 8001c72:	4298      	cmp	r0, r3
 8001c74:	f67f af58 	bls.w	8001b28 <HAL_DAC_ConfigChannel+0xa0>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001c78:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 8001c7c:	e754      	b.n	8001b28 <HAL_DAC_ConfigChannel+0xa0>
    return HAL_ERROR;
 8001c7e:	2001      	movs	r0, #1
}
 8001c80:	4770      	bx	lr
    return HAL_ERROR;
 8001c82:	2001      	movs	r0, #1
 8001c84:	e785      	b.n	8001b92 <HAL_DAC_ConfigChannel+0x10a>
  __HAL_LOCK(hdac);
 8001c86:	2002      	movs	r0, #2
 8001c88:	e783      	b.n	8001b92 <HAL_DAC_ConfigChannel+0x10a>
 8001c8a:	bf00      	nop
 8001c8c:	09896800 	.word	0x09896800
 8001c90:	04c4b400 	.word	0x04c4b400

08001c94 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001c94:	4770      	bx	lr

08001c96 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001c96:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c98:	6a84      	ldr	r4, [r0, #40]	@ 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	f7ff fffa 	bl	8001c94 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	7123      	strb	r3, [r4, #4]
}
 8001ca4:	bd10      	pop	{r4, pc}

08001ca6 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
}
 8001ca6:	4770      	bx	lr

08001ca8 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001ca8:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001caa:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8001cac:	f7ff fffb 	bl	8001ca6 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001cb0:	bd08      	pop	{r3, pc}

08001cb2 <HAL_DACEx_ErrorCallbackCh2>:
}
 8001cb2:	4770      	bx	lr

08001cb4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001cb4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cb6:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001cb8:	6923      	ldr	r3, [r4, #16]
 8001cba:	f043 0304 	orr.w	r3, r3, #4
 8001cbe:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001cc0:	4620      	mov	r0, r4
 8001cc2:	f7ff fff6 	bl	8001cb2 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	7123      	strb	r3, [r4, #4]
}
 8001cca:	bd10      	pop	{r4, pc}

08001ccc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ccc:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cce:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8001cd0:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 8001cd2:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001cd4:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8001cd6:	b114      	cbz	r4, 8001cde <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cd8:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 8001cda:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8001cdc:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cde:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8001ce0:	f004 0c1f 	and.w	ip, r4, #31
 8001ce4:	2401      	movs	r4, #1
 8001ce6:	fa04 f40c 	lsl.w	r4, r4, ip
 8001cea:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001cec:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001cee:	6804      	ldr	r4, [r0, #0]
 8001cf0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cf2:	6883      	ldr	r3, [r0, #8]
 8001cf4:	2b10      	cmp	r3, #16
 8001cf6:	d005      	beq.n	8001d04 <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001cf8:	6803      	ldr	r3, [r0, #0]
 8001cfa:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001cfc:	6803      	ldr	r3, [r0, #0]
 8001cfe:	60da      	str	r2, [r3, #12]
  }
}
 8001d00:	bc30      	pop	{r4, r5}
 8001d02:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001d04:	6803      	ldr	r3, [r0, #0]
 8001d06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001d08:	6803      	ldr	r3, [r0, #0]
 8001d0a:	60d9      	str	r1, [r3, #12]
 8001d0c:	e7f8      	b.n	8001d00 <DMA_SetConfig+0x34>
	...

08001d10 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d10:	b410      	push	{r4}
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001d12:	6803      	ldr	r3, [r0, #0]
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001d14:	4c0d      	ldr	r4, [pc, #52]	@ (8001d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8001d16:	4a0e      	ldr	r2, [pc, #56]	@ (8001d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8001d18:	490e      	ldr	r1, [pc, #56]	@ (8001d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8001d1a:	42a3      	cmp	r3, r4
 8001d1c:	bf98      	it	ls
 8001d1e:	460a      	movls	r2, r1
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001d20:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8001d22:	f021 0103 	bic.w	r1, r1, #3
 8001d26:	440a      	add	r2, r1
 8001d28:	6482      	str	r2, [r0, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d58 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8001d2c:	64c2      	str	r2, [r0, #76]	@ 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	3b08      	subs	r3, #8
 8001d32:	4a0a      	ldr	r2, [pc, #40]	@ (8001d5c <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>)
 8001d34:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001d38:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8001d44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40020407 	.word	0x40020407
 8001d50:	40020820 	.word	0x40020820
 8001d54:	40020800 	.word	0x40020800
 8001d58:	40020880 	.word	0x40020880
 8001d5c:	cccccccd 	.word	0xcccccccd

08001d60 <HAL_DMA_Init>:
  if (hdma == NULL)
 8001d60:	2800      	cmp	r0, #0
 8001d62:	d060      	beq.n	8001e26 <HAL_DMA_Init+0xc6>
{
 8001d64:	b510      	push	{r4, lr}
 8001d66:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001d68:	6802      	ldr	r2, [r0, #0]
 8001d6a:	4b30      	ldr	r3, [pc, #192]	@ (8001e2c <HAL_DMA_Init+0xcc>)
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d83f      	bhi.n	8001df0 <HAL_DMA_Init+0x90>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d70:	4b2f      	ldr	r3, [pc, #188]	@ (8001e30 <HAL_DMA_Init+0xd0>)
 8001d72:	4413      	add	r3, r2
 8001d74:	492f      	ldr	r1, [pc, #188]	@ (8001e34 <HAL_DMA_Init+0xd4>)
 8001d76:	fba1 1303 	umull	r1, r3, r1, r3
 8001d7a:	091b      	lsrs	r3, r3, #4
 8001d7c:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8001d7e:	492e      	ldr	r1, [pc, #184]	@ (8001e38 <HAL_DMA_Init+0xd8>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d80:	6463      	str	r3, [r4, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d82:	6421      	str	r1, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d84:	2302      	movs	r3, #2
 8001d86:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  tmp = hdma->Instance->CCR;
 8001d8a:	6811      	ldr	r1, [r2, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d8c:	f421 41ff 	bic.w	r1, r1, #32640	@ 0x7f80
 8001d90:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmp |=  hdma->Init.Direction        |
 8001d94:	68a3      	ldr	r3, [r4, #8]
 8001d96:	68e0      	ldr	r0, [r4, #12]
 8001d98:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d9a:	6920      	ldr	r0, [r4, #16]
 8001d9c:	4303      	orrs	r3, r0
 8001d9e:	6960      	ldr	r0, [r4, #20]
 8001da0:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001da2:	69a0      	ldr	r0, [r4, #24]
 8001da4:	4303      	orrs	r3, r0
 8001da6:	69e0      	ldr	r0, [r4, #28]
 8001da8:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001daa:	6a20      	ldr	r0, [r4, #32]
 8001dac:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001dae:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 8001db0:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001db2:	4620      	mov	r0, r4
 8001db4:	f7ff ffac 	bl	8001d10 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001db8:	68a3      	ldr	r3, [r4, #8]
 8001dba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001dbe:	bf04      	itt	eq
 8001dc0:	2300      	moveq	r3, #0
 8001dc2:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001dc4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001dc6:	7922      	ldrb	r2, [r4, #4]
 8001dc8:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dca:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001dcc:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8001dce:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001dd0:	6863      	ldr	r3, [r4, #4]
 8001dd2:	1e5a      	subs	r2, r3, #1
 8001dd4:	2a03      	cmp	r2, #3
 8001dd6:	d914      	bls.n	8001e02 <HAL_DMA_Init+0xa2>
    hdma->DMAmuxRequestGen = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001ddc:	65a3      	str	r3, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001dde:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001de0:	2000      	movs	r0, #0
 8001de2:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8001de4:	2301      	movs	r3, #1
 8001de6:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  hdma->Lock = HAL_UNLOCKED;
 8001dea:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 8001dee:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001df0:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <HAL_DMA_Init+0xdc>)
 8001df2:	4413      	add	r3, r2
 8001df4:	490f      	ldr	r1, [pc, #60]	@ (8001e34 <HAL_DMA_Init+0xd4>)
 8001df6:	fba1 1303 	umull	r1, r3, r1, r3
 8001dfa:	091b      	lsrs	r3, r3, #4
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4910      	ldr	r1, [pc, #64]	@ (8001e40 <HAL_DMA_Init+0xe0>)
 8001e00:	e7be      	b.n	8001d80 <HAL_DMA_Init+0x20>
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001e02:	b2db      	uxtb	r3, r3

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001e04:	4a0f      	ldr	r2, [pc, #60]	@ (8001e44 <HAL_DMA_Init+0xe4>)
 8001e06:	441a      	add	r2, r3
 8001e08:	0092      	lsls	r2, r2, #2
 8001e0a:	6562      	str	r2, [r4, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001e0c:	490e      	ldr	r1, [pc, #56]	@ (8001e48 <HAL_DMA_Init+0xe8>)
 8001e0e:	65a1      	str	r1, [r4, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001e10:	3b01      	subs	r3, #1
 8001e12:	2101      	movs	r1, #1
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001e20:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	e7dc      	b.n	8001de0 <HAL_DMA_Init+0x80>
    return HAL_ERROR;
 8001e26:	2001      	movs	r0, #1
}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40020407 	.word	0x40020407
 8001e30:	bffdfff8 	.word	0xbffdfff8
 8001e34:	cccccccd 	.word	0xcccccccd
 8001e38:	40020000 	.word	0x40020000
 8001e3c:	bffdfbf8 	.word	0xbffdfbf8
 8001e40:	40020400 	.word	0x40020400
 8001e44:	1000823f 	.word	0x1000823f
 8001e48:	40020940 	.word	0x40020940

08001e4c <HAL_DMA_Start_IT>:
{
 8001e4c:	b538      	push	{r3, r4, r5, lr}
 8001e4e:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001e50:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 8001e54:	2801      	cmp	r0, #1
 8001e56:	d041      	beq.n	8001edc <HAL_DMA_Start_IT+0x90>
 8001e58:	2001      	movs	r0, #1
 8001e5a:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8001e5e:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 8001e62:	b2c0      	uxtb	r0, r0
 8001e64:	2801      	cmp	r0, #1
 8001e66:	d004      	beq.n	8001e72 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    status = HAL_BUSY;
 8001e6e:	2002      	movs	r0, #2
}
 8001e70:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e72:	2002      	movs	r0, #2
 8001e74:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e78:	2000      	movs	r0, #0
 8001e7a:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001e7c:	6825      	ldr	r5, [r4, #0]
 8001e7e:	6828      	ldr	r0, [r5, #0]
 8001e80:	f020 0001 	bic.w	r0, r0, #1
 8001e84:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e86:	4620      	mov	r0, r4
 8001e88:	f7ff ff20 	bl	8001ccc <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001e8c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001e8e:	b1d3      	cbz	r3, 8001ec6 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e90:	6822      	ldr	r2, [r4, #0]
 8001e92:	6813      	ldr	r3, [r2, #0]
 8001e94:	f043 030e 	orr.w	r3, r3, #14
 8001e98:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e9a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8001ea2:	d003      	beq.n	8001eac <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001eaa:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001eac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001eae:	b11b      	cbz	r3, 8001eb8 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001eb6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001eb8:	6822      	ldr	r2, [r4, #0]
 8001eba:	6813      	ldr	r3, [r2, #0]
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	e7d4      	b.n	8001e70 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ec6:	6822      	ldr	r2, [r4, #0]
 8001ec8:	6813      	ldr	r3, [r2, #0]
 8001eca:	f023 0304 	bic.w	r3, r3, #4
 8001ece:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ed0:	6822      	ldr	r2, [r4, #0]
 8001ed2:	6813      	ldr	r3, [r2, #0]
 8001ed4:	f043 030a 	orr.w	r3, r3, #10
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e7de      	b.n	8001e9a <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8001edc:	2002      	movs	r0, #2
 8001ede:	e7c7      	b.n	8001e70 <HAL_DMA_Start_IT+0x24>

08001ee0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ee0:	680b      	ldr	r3, [r1, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 80d3 	beq.w	800208e <HAL_GPIO_Init+0x1ae>
{
 8001ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001eec:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001eee:	f04f 0c00 	mov.w	ip, #0
  uint32_t position = 0x00U;
 8001ef2:	4662      	mov	r2, ip
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ef4:	2501      	movs	r5, #1
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ef6:	f04f 0e03 	mov.w	lr, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001efa:	f04f 080f 	mov.w	r8, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001efe:	4c64      	ldr	r4, [pc, #400]	@ (8002090 <HAL_GPIO_Init+0x1b0>)
 8001f00:	e047      	b.n	8001f92 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001f02:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f04:	fa0e fa0c 	lsl.w	sl, lr, ip
 8001f08:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f0c:	68cb      	ldr	r3, [r1, #12]
 8001f0e:	fa03 f30c 	lsl.w	r3, r3, ip
 8001f12:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->OSPEEDR = temp;
 8001f16:	6083      	str	r3, [r0, #8]
        temp = GPIOx->OTYPER;
 8001f18:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f1a:	ea23 0707 	bic.w	r7, r3, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f1e:	684b      	ldr	r3, [r1, #4]
 8001f20:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001f24:	4093      	lsls	r3, r2
 8001f26:	433b      	orrs	r3, r7
        GPIOx->OTYPER = temp;
 8001f28:	6043      	str	r3, [r0, #4]
 8001f2a:	e03d      	b.n	8001fa8 <HAL_GPIO_Init+0xc8>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f2c:	2700      	movs	r7, #0
 8001f2e:	fa07 f70b 	lsl.w	r7, r7, fp
 8001f32:	ea47 070a 	orr.w	r7, r7, sl
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f36:	609f      	str	r7, [r3, #8]
        temp = EXTI->RTSR1;
 8001f38:	68a3      	ldr	r3, [r4, #8]
        temp &= ~(iocurrent);
 8001f3a:	ea6f 0709 	mvn.w	r7, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f3e:	684e      	ldr	r6, [r1, #4]
 8001f40:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8001f44:	bf0c      	ite	eq
 8001f46:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8001f48:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->RTSR1 = temp;
 8001f4c:	60a3      	str	r3, [r4, #8]

        temp = EXTI->FTSR1;
 8001f4e:	68e3      	ldr	r3, [r4, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f50:	684e      	ldr	r6, [r1, #4]
 8001f52:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8001f56:	bf0c      	ite	eq
 8001f58:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8001f5a:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->FTSR1 = temp;
 8001f5e:	60e3      	str	r3, [r4, #12]

        temp = EXTI->EMR1;
 8001f60:	6863      	ldr	r3, [r4, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f62:	684e      	ldr	r6, [r1, #4]
 8001f64:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8001f68:	bf0c      	ite	eq
 8001f6a:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8001f6c:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->EMR1 = temp;
 8001f70:	6063      	str	r3, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f72:	6823      	ldr	r3, [r4, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f74:	684e      	ldr	r6, [r1, #4]
 8001f76:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~(iocurrent);
 8001f7a:	bf0c      	ite	eq
 8001f7c:	401f      	andeq	r7, r3
        {
          temp |= iocurrent;
 8001f7e:	ea49 0703 	orrne.w	r7, r9, r3
        }
        EXTI->IMR1 = temp;
 8001f82:	6027      	str	r7, [r4, #0]
      }
    }

    position++;
 8001f84:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f86:	680b      	ldr	r3, [r1, #0]
 8001f88:	f10c 0c02 	add.w	ip, ip, #2
 8001f8c:	fa33 f702 	lsrs.w	r7, r3, r2
 8001f90:	d07a      	beq.n	8002088 <HAL_GPIO_Init+0x1a8>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f92:	fa05 f702 	lsl.w	r7, r5, r2
    if (iocurrent != 0x00u)
 8001f96:	ea17 0903 	ands.w	r9, r7, r3
 8001f9a:	d0f3      	beq.n	8001f84 <HAL_GPIO_Init+0xa4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f9c:	684b      	ldr	r3, [r1, #4]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d9ac      	bls.n	8001f02 <HAL_GPIO_Init+0x22>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fa8:	684b      	ldr	r3, [r1, #4]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	2b03      	cmp	r3, #3
 8001fb0:	d020      	beq.n	8001ff4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001fb2:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fb4:	fa0e f30c 	lsl.w	r3, lr, ip
 8001fb8:	ea27 0703 	bic.w	r7, r7, r3
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fbc:	688b      	ldr	r3, [r1, #8]
 8001fbe:	fa03 f30c 	lsl.w	r3, r3, ip
 8001fc2:	433b      	orrs	r3, r7
        GPIOx->PUPDR = temp;
 8001fc4:	60c3      	str	r3, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fc6:	684b      	ldr	r3, [r1, #4]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d111      	bne.n	8001ff4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->AFR[position >> 3U];
 8001fd0:	08d7      	lsrs	r7, r2, #3
 8001fd2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fd8:	f002 0b07 	and.w	fp, r2, #7
 8001fdc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001fe0:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001fe4:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001fe8:	690b      	ldr	r3, [r1, #16]
 8001fea:	fa03 f30b 	lsl.w	r3, r3, fp
 8001fee:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001ff2:	623b      	str	r3, [r7, #32]
      temp = GPIOx->MODER;
 8001ff4:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ff6:	fa0e f30c 	lsl.w	r3, lr, ip
 8001ffa:	ea27 0703 	bic.w	r7, r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ffe:	684b      	ldr	r3, [r1, #4]
 8002000:	f003 0303 	and.w	r3, r3, #3
 8002004:	fa03 f30c 	lsl.w	r3, r3, ip
 8002008:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 800200a:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800200c:	684b      	ldr	r3, [r1, #4]
 800200e:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002012:	d0b7      	beq.n	8001f84 <HAL_GPIO_Init+0xa4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002014:	4e1f      	ldr	r6, [pc, #124]	@ (8002094 <HAL_GPIO_Init+0x1b4>)
 8002016:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6633      	str	r3, [r6, #96]	@ 0x60
 800201e:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	9301      	str	r3, [sp, #4]
 8002026:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002028:	f022 0303 	bic.w	r3, r2, #3
 800202c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002030:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8002034:	689f      	ldr	r7, [r3, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002036:	f002 0b03 	and.w	fp, r2, #3
 800203a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800203e:	fa08 fa0b 	lsl.w	sl, r8, fp
 8002042:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002046:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800204a:	f43f af6f 	beq.w	8001f2c <HAL_GPIO_Init+0x4c>
 800204e:	4e12      	ldr	r6, [pc, #72]	@ (8002098 <HAL_GPIO_Init+0x1b8>)
 8002050:	42b0      	cmp	r0, r6
 8002052:	d011      	beq.n	8002078 <HAL_GPIO_Init+0x198>
 8002054:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002058:	42b0      	cmp	r0, r6
 800205a:	d00f      	beq.n	800207c <HAL_GPIO_Init+0x19c>
 800205c:	4f0f      	ldr	r7, [pc, #60]	@ (800209c <HAL_GPIO_Init+0x1bc>)
 800205e:	42b8      	cmp	r0, r7
 8002060:	d00e      	beq.n	8002080 <HAL_GPIO_Init+0x1a0>
 8002062:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8002066:	42b8      	cmp	r0, r7
 8002068:	d00c      	beq.n	8002084 <HAL_GPIO_Init+0x1a4>
 800206a:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 800206e:	42b8      	cmp	r0, r7
 8002070:	bf14      	ite	ne
 8002072:	2706      	movne	r7, #6
 8002074:	2705      	moveq	r7, #5
 8002076:	e75a      	b.n	8001f2e <HAL_GPIO_Init+0x4e>
 8002078:	2701      	movs	r7, #1
 800207a:	e758      	b.n	8001f2e <HAL_GPIO_Init+0x4e>
 800207c:	2702      	movs	r7, #2
 800207e:	e756      	b.n	8001f2e <HAL_GPIO_Init+0x4e>
 8002080:	2703      	movs	r7, #3
 8002082:	e754      	b.n	8001f2e <HAL_GPIO_Init+0x4e>
 8002084:	2704      	movs	r7, #4
 8002086:	e752      	b.n	8001f2e <HAL_GPIO_Init+0x4e>
  }
}
 8002088:	b003      	add	sp, #12
 800208a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800208e:	4770      	bx	lr
 8002090:	40010400 	.word	0x40010400
 8002094:	40021000 	.word	0x40021000
 8002098:	48000400 	.word	0x48000400
 800209c:	48000c00 	.word	0x48000c00

080020a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020a0:	b10a      	cbz	r2, 80020a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020a2:	6181      	str	r1, [r0, #24]
 80020a4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020a6:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80020a8:	4770      	bx	lr
	...

080020ac <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80020ac:	2800      	cmp	r0, #0
 80020ae:	d060      	beq.n	8002172 <HAL_OPAMP_Init+0xc6>
{
 80020b0:	b510      	push	{r4, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80020b6:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b05      	cmp	r3, #5
 80020be:	d05a      	beq.n	8002176 <HAL_OPAMP_Init+0xca>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80020c0:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d057      	beq.n	800217a <HAL_OPAMP_Init+0xce>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ca:	4b2e      	ldr	r3, [pc, #184]	@ (8002184 <HAL_OPAMP_Init+0xd8>)
 80020cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80020ce:	f042 0201 	orr.w	r2, r2, #1
 80020d2:	661a      	str	r2, [r3, #96]	@ 0x60
 80020d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	9301      	str	r3, [sp, #4]
 80020dc:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80020de:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 80020e2:	b90b      	cbnz	r3, 80020e8 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80020e4:	f880 3039 	strb.w	r3, [r0, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80020e8:	4620      	mov	r0, r4
 80020ea:	f7ff faa7 	bl	800163c <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80020ee:	68a3      	ldr	r3, [r4, #8]
 80020f0:	f023 0320 	bic.w	r3, r3, #32
 80020f4:	2b40      	cmp	r3, #64	@ 0x40
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80020f6:	6822      	ldr	r2, [r4, #0]
 80020f8:	6813      	ldr	r3, [r2, #0]
 80020fa:	f023 0310 	bic.w	r3, r3, #16
 80020fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002100:	ea43 0301 	orr.w	r3, r3, r1
 8002104:	6013      	str	r3, [r2, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8002106:	6821      	ldr	r1, [r4, #0]
 8002108:	6808      	ldr	r0, [r1, #0]
 800210a:	6863      	ldr	r3, [r4, #4]
 800210c:	68a2      	ldr	r2, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800210e:	bf1c      	itt	ne
 8002110:	4313      	orrne	r3, r2
 8002112:	68e2      	ldrne	r2, [r4, #12]
 8002114:	4313      	orrs	r3, r2
 8002116:	6922      	ldr	r2, [r4, #16]
 8002118:	4313      	orrs	r3, r2
 800211a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800211c:	4313      	orrs	r3, r2
 800211e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002120:	4313      	orrs	r3, r2
 8002122:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002124:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 8002128:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800212a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800212e:	4a16      	ldr	r2, [pc, #88]	@ (8002188 <HAL_OPAMP_Init+0xdc>)
 8002130:	4002      	ands	r2, r0
 8002132:	4313      	orrs	r3, r2
 8002134:	7d22      	ldrb	r2, [r4, #20]
 8002136:	2a01      	cmp	r2, #1
 8002138:	bf14      	ite	ne
 800213a:	2200      	movne	r2, #0
 800213c:	2201      	moveq	r2, #1
 800213e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002142:	600b      	str	r3, [r1, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8002144:	6822      	ldr	r2, [r4, #0]
 8002146:	6993      	ldr	r3, [r2, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db09      	blt.n	8002160 <HAL_OPAMP_Init+0xb4>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800214c:	6991      	ldr	r1, [r2, #24]
 800214e:	69a3      	ldr	r3, [r4, #24]
 8002150:	69e0      	ldr	r0, [r4, #28]
 8002152:	4303      	orrs	r3, r0
 8002154:	6a20      	ldr	r0, [r4, #32]
 8002156:	4303      	orrs	r3, r0
 8002158:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 800215c:	430b      	orrs	r3, r1
 800215e:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8002160:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8002164:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
 8002168:	b953      	cbnz	r3, 8002180 <HAL_OPAMP_Init+0xd4>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800216a:	2301      	movs	r3, #1
 800216c:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
 8002170:	e004      	b.n	800217c <HAL_OPAMP_Init+0xd0>
    return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 8002174:	4770      	bx	lr
    return HAL_ERROR;
 8002176:	2001      	movs	r0, #1
 8002178:	e000      	b.n	800217c <HAL_OPAMP_Init+0xd0>
    return HAL_ERROR;
 800217a:	2001      	movs	r0, #1
}
 800217c:	b002      	add	sp, #8
 800217e:	bd10      	pop	{r4, pc}
    return status;
 8002180:	2000      	movs	r0, #0
 8002182:	e7fb      	b.n	800217c <HAL_OPAMP_Init+0xd0>
 8002184:	40021000 	.word	0x40021000
 8002188:	e0003e11 	.word	0xe0003e11

0800218c <HAL_OPAMP_Start>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800218c:	b1a8      	cbz	r0, 80021ba <HAL_OPAMP_Start+0x2e>
  {
    status = HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800218e:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b05      	cmp	r3, #5
 8002196:	d012      	beq.n	80021be <HAL_OPAMP_Start+0x32>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8002198:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d001      	beq.n	80021a6 <HAL_OPAMP_Start+0x1a>
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
    }
    else
    {
      status = HAL_ERROR;
 80021a2:	2001      	movs	r0, #1
    }


  }
  return status;
}
 80021a4:	4770      	bx	lr
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80021a6:	6801      	ldr	r1, [r0, #0]
 80021a8:	680b      	ldr	r3, [r1, #0]
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	600b      	str	r3, [r1, #0]
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80021b0:	2304      	movs	r3, #4
 80021b2:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
  HAL_StatusTypeDef status = HAL_OK;
 80021b6:	2000      	movs	r0, #0
 80021b8:	4770      	bx	lr
    status = HAL_ERROR;
 80021ba:	2001      	movs	r0, #1
 80021bc:	4770      	bx	lr
    status = HAL_ERROR;
 80021be:	2001      	movs	r0, #1
 80021c0:	4770      	bx	lr
	...

080021c4 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80021c4:	2800      	cmp	r0, #0
 80021c6:	d13a      	bne.n	800223e <HAL_PWREx_ControlVoltageScaling+0x7a>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021c8:	4b40      	ldr	r3, [pc, #256]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021d4:	d008      	beq.n	80021e8 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021d6:	4a3d      	ldr	r2, [pc, #244]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80021d8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80021dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80021e4:	2000      	movs	r0, #0
 80021e6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021e8:	4a38      	ldr	r2, [pc, #224]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80021ea:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80021ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021f2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021f6:	6813      	ldr	r3, [r2, #0]
 80021f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002200:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002202:	4b33      	ldr	r3, [pc, #204]	@ (80022d0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2132      	movs	r1, #50	@ 0x32
 8002208:	fb01 f303 	mul.w	r3, r1, r3
 800220c:	4931      	ldr	r1, [pc, #196]	@ (80022d4 <HAL_PWREx_ControlVoltageScaling+0x110>)
 800220e:	fba1 1303 	umull	r1, r3, r1, r3
 8002212:	0c9b      	lsrs	r3, r3, #18
 8002214:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002216:	6952      	ldr	r2, [r2, #20]
 8002218:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800221c:	d007      	beq.n	800222e <HAL_PWREx_ControlVoltageScaling+0x6a>
 800221e:	492b      	ldr	r1, [pc, #172]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
        wait_loop_index--;
 8002220:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002222:	694a      	ldr	r2, [r1, #20]
 8002224:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8002228:	d001      	beq.n	800222e <HAL_PWREx_ControlVoltageScaling+0x6a>
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f8      	bne.n	8002220 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800222e:	4b27      	ldr	r3, [pc, #156]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002230:	695b      	ldr	r3, [r3, #20]
  return HAL_OK;
 8002232:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002236:	bf14      	ite	ne
 8002238:	2003      	movne	r0, #3
 800223a:	2000      	moveq	r0, #0
 800223c:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800223e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8002242:	d008      	beq.n	8002256 <HAL_PWREx_ControlVoltageScaling+0x92>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002244:	4a21      	ldr	r2, [pc, #132]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002246:	6813      	ldr	r3, [r2, #0]
 8002248:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800224c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002250:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002252:	2000      	movs	r0, #0
}
 8002254:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002256:	4b1d      	ldr	r3, [pc, #116]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800225e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002262:	d008      	beq.n	8002276 <HAL_PWREx_ControlVoltageScaling+0xb2>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002264:	4a19      	ldr	r2, [pc, #100]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002266:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800226a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800226e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 8002272:	2000      	movs	r0, #0
 8002274:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002276:	4a15      	ldr	r2, [pc, #84]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002278:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800227c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002280:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002284:	6813      	ldr	r3, [r2, #0]
 8002286:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800228a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800228e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002290:	4b0f      	ldr	r3, [pc, #60]	@ (80022d0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2132      	movs	r1, #50	@ 0x32
 8002296:	fb01 f303 	mul.w	r3, r1, r3
 800229a:	490e      	ldr	r1, [pc, #56]	@ (80022d4 <HAL_PWREx_ControlVoltageScaling+0x110>)
 800229c:	fba1 1303 	umull	r1, r3, r1, r3
 80022a0:	0c9b      	lsrs	r3, r3, #18
 80022a2:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022a4:	6952      	ldr	r2, [r2, #20]
 80022a6:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80022aa:	d007      	beq.n	80022bc <HAL_PWREx_ControlVoltageScaling+0xf8>
 80022ac:	4907      	ldr	r1, [pc, #28]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
        wait_loop_index--;
 80022ae:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b0:	694a      	ldr	r2, [r1, #20]
 80022b2:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80022b6:	d001      	beq.n	80022bc <HAL_PWREx_ControlVoltageScaling+0xf8>
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1f8      	bne.n	80022ae <HAL_PWREx_ControlVoltageScaling+0xea>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022bc:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <HAL_PWREx_ControlVoltageScaling+0x108>)
 80022be:	695b      	ldr	r3, [r3, #20]
  return HAL_OK;
 80022c0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80022c4:	bf14      	ite	ne
 80022c6:	2003      	movne	r0, #3
 80022c8:	2000      	moveq	r0, #0
 80022ca:	4770      	bx	lr
 80022cc:	40007000 	.word	0x40007000
 80022d0:	20000000 	.word	0x20000000
 80022d4:	431bde83 	.word	0x431bde83

080022d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80022d8:	4a02      	ldr	r2, [pc, #8]	@ (80022e4 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80022da:	6893      	ldr	r3, [r2, #8]
 80022dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022e0:	6093      	str	r3, [r2, #8]
}
 80022e2:	4770      	bx	lr
 80022e4:	40007000 	.word	0x40007000

080022e8 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022e8:	2800      	cmp	r0, #0
 80022ea:	f000 8252 	beq.w	8002792 <HAL_RCC_OscConfig+0x4aa>
{
 80022ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f6:	6803      	ldr	r3, [r0, #0]
 80022f8:	f013 0f01 	tst.w	r3, #1
 80022fc:	d037      	beq.n	800236e <HAL_RCC_OscConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022fe:	4aa5      	ldr	r2, [pc, #660]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002300:	6893      	ldr	r3, [r2, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002306:	68d2      	ldr	r2, [r2, #12]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002308:	2b0c      	cmp	r3, #12
 800230a:	d023      	beq.n	8002354 <HAL_RCC_OscConfig+0x6c>
 800230c:	2b08      	cmp	r3, #8
 800230e:	d025      	beq.n	800235c <HAL_RCC_OscConfig+0x74>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002310:	6863      	ldr	r3, [r4, #4]
 8002312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002316:	d04e      	beq.n	80023b6 <HAL_RCC_OscConfig+0xce>
 8002318:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800231c:	d051      	beq.n	80023c2 <HAL_RCC_OscConfig+0xda>
 800231e:	4b9d      	ldr	r3, [pc, #628]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800232e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002330:	6863      	ldr	r3, [r4, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d052      	beq.n	80023dc <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002336:	f7ff fa5d 	bl	80017f4 <HAL_GetTick>
 800233a:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800233c:	4e95      	ldr	r6, [pc, #596]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800233e:	6833      	ldr	r3, [r6, #0]
 8002340:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002344:	d113      	bne.n	800236e <HAL_RCC_OscConfig+0x86>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002346:	f7ff fa55 	bl	80017f4 <HAL_GetTick>
 800234a:	1b40      	subs	r0, r0, r5
 800234c:	2864      	cmp	r0, #100	@ 0x64
 800234e:	d9f6      	bls.n	800233e <HAL_RCC_OscConfig+0x56>
          {
            return HAL_TIMEOUT;
 8002350:	2003      	movs	r0, #3
 8002352:	e227      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002354:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002358:	2a03      	cmp	r2, #3
 800235a:	d1d9      	bne.n	8002310 <HAL_RCC_OscConfig+0x28>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800235c:	4b8d      	ldr	r3, [pc, #564]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002364:	d003      	beq.n	800236e <HAL_RCC_OscConfig+0x86>
 8002366:	6863      	ldr	r3, [r4, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 8214 	beq.w	8002796 <HAL_RCC_OscConfig+0x4ae>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800236e:	6823      	ldr	r3, [r4, #0]
 8002370:	f013 0f02 	tst.w	r3, #2
 8002374:	d05d      	beq.n	8002432 <HAL_RCC_OscConfig+0x14a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002376:	4a87      	ldr	r2, [pc, #540]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002378:	6893      	ldr	r3, [r2, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800237e:	68d2      	ldr	r2, [r2, #12]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002380:	2b0c      	cmp	r3, #12
 8002382:	d03a      	beq.n	80023fa <HAL_RCC_OscConfig+0x112>
 8002384:	2b04      	cmp	r3, #4
 8002386:	d03c      	beq.n	8002402 <HAL_RCC_OscConfig+0x11a>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002388:	68e3      	ldr	r3, [r4, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d077      	beq.n	800247e <HAL_RCC_OscConfig+0x196>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800238e:	4a81      	ldr	r2, [pc, #516]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002390:	6813      	ldr	r3, [r2, #0]
 8002392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002398:	f7ff fa2c 	bl	80017f4 <HAL_GetTick>
 800239c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800239e:	4e7d      	ldr	r6, [pc, #500]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80023a0:	6833      	ldr	r3, [r6, #0]
 80023a2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80023a6:	d161      	bne.n	800246c <HAL_RCC_OscConfig+0x184>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a8:	f7ff fa24 	bl	80017f4 <HAL_GetTick>
 80023ac:	1b40      	subs	r0, r0, r5
 80023ae:	2802      	cmp	r0, #2
 80023b0:	d9f6      	bls.n	80023a0 <HAL_RCC_OscConfig+0xb8>
          {
            return HAL_TIMEOUT;
 80023b2:	2003      	movs	r0, #3
 80023b4:	e1f6      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b6:	4a77      	ldr	r2, [pc, #476]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80023b8:	6813      	ldr	r3, [r2, #0]
 80023ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023be:	6013      	str	r3, [r2, #0]
 80023c0:	e7b6      	b.n	8002330 <HAL_RCC_OscConfig+0x48>
 80023c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80023c6:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e7a9      	b.n	8002330 <HAL_RCC_OscConfig+0x48>
        tickstart = HAL_GetTick();
 80023dc:	f7ff fa0a 	bl	80017f4 <HAL_GetTick>
 80023e0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023e2:	4e6c      	ldr	r6, [pc, #432]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80023e4:	6833      	ldr	r3, [r6, #0]
 80023e6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80023ea:	d0c0      	beq.n	800236e <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023ec:	f7ff fa02 	bl	80017f4 <HAL_GetTick>
 80023f0:	1b40      	subs	r0, r0, r5
 80023f2:	2864      	cmp	r0, #100	@ 0x64
 80023f4:	d9f6      	bls.n	80023e4 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 80023f6:	2003      	movs	r0, #3
 80023f8:	e1d4      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023fa:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80023fe:	2a02      	cmp	r2, #2
 8002400:	d1c2      	bne.n	8002388 <HAL_RCC_OscConfig+0xa0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002402:	4b64      	ldr	r3, [pc, #400]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800240a:	d003      	beq.n	8002414 <HAL_RCC_OscConfig+0x12c>
 800240c:	68e3      	ldr	r3, [r4, #12]
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 81c3 	beq.w	800279a <HAL_RCC_OscConfig+0x4b2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002414:	4a5f      	ldr	r2, [pc, #380]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002416:	6853      	ldr	r3, [r2, #4]
 8002418:	6921      	ldr	r1, [r4, #16]
 800241a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800241e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002422:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002424:	4b5c      	ldr	r3, [pc, #368]	@ (8002598 <HAL_RCC_OscConfig+0x2b0>)
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	f7ff f9a0 	bl	800176c <HAL_InitTick>
 800242c:	2800      	cmp	r0, #0
 800242e:	f040 81b6 	bne.w	800279e <HAL_RCC_OscConfig+0x4b6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002432:	6823      	ldr	r3, [r4, #0]
 8002434:	f013 0f08 	tst.w	r3, #8
 8002438:	d04c      	beq.n	80024d4 <HAL_RCC_OscConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800243a:	6963      	ldr	r3, [r4, #20]
 800243c:	b39b      	cbz	r3, 80024a6 <HAL_RCC_OscConfig+0x1be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800243e:	4a55      	ldr	r2, [pc, #340]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002440:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800244c:	f7ff f9d2 	bl	80017f4 <HAL_GetTick>
 8002450:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002452:	4e50      	ldr	r6, [pc, #320]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002454:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8002458:	f013 0f02 	tst.w	r3, #2
 800245c:	d13a      	bne.n	80024d4 <HAL_RCC_OscConfig+0x1ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245e:	f7ff f9c9 	bl	80017f4 <HAL_GetTick>
 8002462:	1b40      	subs	r0, r0, r5
 8002464:	2802      	cmp	r0, #2
 8002466:	d9f5      	bls.n	8002454 <HAL_RCC_OscConfig+0x16c>
        {
          return HAL_TIMEOUT;
 8002468:	2003      	movs	r0, #3
 800246a:	e19b      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800246c:	4a49      	ldr	r2, [pc, #292]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800246e:	6853      	ldr	r3, [r2, #4]
 8002470:	6921      	ldr	r1, [r4, #16]
 8002472:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002476:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800247a:	6053      	str	r3, [r2, #4]
 800247c:	e7d9      	b.n	8002432 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 800247e:	4a45      	ldr	r2, [pc, #276]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002480:	6813      	ldr	r3, [r2, #0]
 8002482:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002486:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002488:	f7ff f9b4 	bl	80017f4 <HAL_GetTick>
 800248c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800248e:	4e41      	ldr	r6, [pc, #260]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002490:	6833      	ldr	r3, [r6, #0]
 8002492:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002496:	d0cc      	beq.n	8002432 <HAL_RCC_OscConfig+0x14a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002498:	f7ff f9ac 	bl	80017f4 <HAL_GetTick>
 800249c:	1b40      	subs	r0, r0, r5
 800249e:	2802      	cmp	r0, #2
 80024a0:	d9f6      	bls.n	8002490 <HAL_RCC_OscConfig+0x1a8>
            return HAL_TIMEOUT;
 80024a2:	2003      	movs	r0, #3
 80024a4:	e17e      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024a6:	4a3b      	ldr	r2, [pc, #236]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80024a8:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80024ac:	f023 0301 	bic.w	r3, r3, #1
 80024b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b4:	f7ff f99e 	bl	80017f4 <HAL_GetTick>
 80024b8:	4605      	mov	r5, r0

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024ba:	4e36      	ldr	r6, [pc, #216]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 80024c0:	f013 0f02 	tst.w	r3, #2
 80024c4:	d006      	beq.n	80024d4 <HAL_RCC_OscConfig+0x1ec>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c6:	f7ff f995 	bl	80017f4 <HAL_GetTick>
 80024ca:	1b40      	subs	r0, r0, r5
 80024cc:	2802      	cmp	r0, #2
 80024ce:	d9f5      	bls.n	80024bc <HAL_RCC_OscConfig+0x1d4>
        {
          return HAL_TIMEOUT;
 80024d0:	2003      	movs	r0, #3
 80024d2:	e167      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d4:	6823      	ldr	r3, [r4, #0]
 80024d6:	f013 0f04 	tst.w	r3, #4
 80024da:	f000 8082 	beq.w	80025e2 <HAL_RCC_OscConfig+0x2fa>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024de:	4b2d      	ldr	r3, [pc, #180]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80024e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80024e6:	d136      	bne.n	8002556 <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80024ea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80024ec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80024f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80024f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f8:	9301      	str	r3, [sp, #4]
 80024fa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80024fc:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024fe:	4b27      	ldr	r3, [pc, #156]	@ (800259c <HAL_RCC_OscConfig+0x2b4>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002506:	d028      	beq.n	800255a <HAL_RCC_OscConfig+0x272>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002508:	68a3      	ldr	r3, [r4, #8]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d039      	beq.n	8002582 <HAL_RCC_OscConfig+0x29a>
 800250e:	2b05      	cmp	r3, #5
 8002510:	d046      	beq.n	80025a0 <HAL_RCC_OscConfig+0x2b8>
 8002512:	4b20      	ldr	r3, [pc, #128]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002514:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002518:	f022 0201 	bic.w	r2, r2, #1
 800251c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8002520:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002524:	f022 0204 	bic.w	r2, r2, #4
 8002528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800252c:	68a3      	ldr	r3, [r4, #8]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d044      	beq.n	80025bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002532:	f7ff f95f 	bl	80017f4 <HAL_GetTick>
 8002536:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002538:	4f16      	ldr	r7, [pc, #88]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253a:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800253e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002542:	f013 0f02 	tst.w	r3, #2
 8002546:	d14b      	bne.n	80025e0 <HAL_RCC_OscConfig+0x2f8>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002548:	f7ff f954 	bl	80017f4 <HAL_GetTick>
 800254c:	1b80      	subs	r0, r0, r6
 800254e:	4540      	cmp	r0, r8
 8002550:	d9f5      	bls.n	800253e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_TIMEOUT;
 8002552:	2003      	movs	r0, #3
 8002554:	e126      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
    FlagStatus       pwrclkchanged = RESET;
 8002556:	2500      	movs	r5, #0
 8002558:	e7d1      	b.n	80024fe <HAL_RCC_OscConfig+0x216>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800255a:	4a10      	ldr	r2, [pc, #64]	@ (800259c <HAL_RCC_OscConfig+0x2b4>)
 800255c:	6813      	ldr	r3, [r2, #0]
 800255e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002562:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002564:	f7ff f946 	bl	80017f4 <HAL_GetTick>
 8002568:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256a:	4f0c      	ldr	r7, [pc, #48]	@ (800259c <HAL_RCC_OscConfig+0x2b4>)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002572:	d1c9      	bne.n	8002508 <HAL_RCC_OscConfig+0x220>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002574:	f7ff f93e 	bl	80017f4 <HAL_GetTick>
 8002578:	1b80      	subs	r0, r0, r6
 800257a:	2802      	cmp	r0, #2
 800257c:	d9f6      	bls.n	800256c <HAL_RCC_OscConfig+0x284>
          return HAL_TIMEOUT;
 800257e:	2003      	movs	r0, #3
 8002580:	e110      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002582:	4a04      	ldr	r2, [pc, #16]	@ (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002584:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002590:	e7cc      	b.n	800252c <HAL_RCC_OscConfig+0x244>
 8002592:	bf00      	nop
 8002594:	40021000 	.word	0x40021000
 8002598:	20000008 	.word	0x20000008
 800259c:	40007000 	.word	0x40007000
 80025a0:	4b88      	ldr	r3, [pc, #544]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 80025a2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80025a6:	f042 0204 	orr.w	r2, r2, #4
 80025aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80025ae:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80025ba:	e7b7      	b.n	800252c <HAL_RCC_OscConfig+0x244>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025bc:	f7ff f91a 	bl	80017f4 <HAL_GetTick>
 80025c0:	4606      	mov	r6, r0

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025c2:	4f80      	ldr	r7, [pc, #512]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c4:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025cc:	f013 0f02 	tst.w	r3, #2
 80025d0:	d006      	beq.n	80025e0 <HAL_RCC_OscConfig+0x2f8>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d2:	f7ff f90f 	bl	80017f4 <HAL_GetTick>
 80025d6:	1b80      	subs	r0, r0, r6
 80025d8:	4540      	cmp	r0, r8
 80025da:	d9f5      	bls.n	80025c8 <HAL_RCC_OscConfig+0x2e0>
        {
          return HAL_TIMEOUT;
 80025dc:	2003      	movs	r0, #3
 80025de:	e0e1      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025e0:	b9e5      	cbnz	r5, 800261c <HAL_RCC_OscConfig+0x334>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025e2:	6823      	ldr	r3, [r4, #0]
 80025e4:	f013 0f20 	tst.w	r3, #32
 80025e8:	d035      	beq.n	8002656 <HAL_RCC_OscConfig+0x36e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80025ea:	69a3      	ldr	r3, [r4, #24]
 80025ec:	b1e3      	cbz	r3, 8002628 <HAL_RCC_OscConfig+0x340>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025ee:	4a75      	ldr	r2, [pc, #468]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 80025f0:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7ff f8fa 	bl	80017f4 <HAL_GetTick>
 8002600:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002602:	4e70      	ldr	r6, [pc, #448]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 8002604:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8002608:	f013 0f02 	tst.w	r3, #2
 800260c:	d123      	bne.n	8002656 <HAL_RCC_OscConfig+0x36e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800260e:	f7ff f8f1 	bl	80017f4 <HAL_GetTick>
 8002612:	1b40      	subs	r0, r0, r5
 8002614:	2802      	cmp	r0, #2
 8002616:	d9f5      	bls.n	8002604 <HAL_RCC_OscConfig+0x31c>
        {
          return HAL_TIMEOUT;
 8002618:	2003      	movs	r0, #3
 800261a:	e0c3      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
      __HAL_RCC_PWR_CLK_DISABLE();
 800261c:	4a69      	ldr	r2, [pc, #420]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 800261e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002620:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002624:	6593      	str	r3, [r2, #88]	@ 0x58
 8002626:	e7dc      	b.n	80025e2 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002628:	4a66      	ldr	r2, [pc, #408]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 800262a:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800262e:	f023 0301 	bic.w	r3, r3, #1
 8002632:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002636:	f7ff f8dd 	bl	80017f4 <HAL_GetTick>
 800263a:	4605      	mov	r5, r0

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800263c:	4e61      	ldr	r6, [pc, #388]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 800263e:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8002642:	f013 0f02 	tst.w	r3, #2
 8002646:	d006      	beq.n	8002656 <HAL_RCC_OscConfig+0x36e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002648:	f7ff f8d4 	bl	80017f4 <HAL_GetTick>
 800264c:	1b40      	subs	r0, r0, r5
 800264e:	2802      	cmp	r0, #2
 8002650:	d9f5      	bls.n	800263e <HAL_RCC_OscConfig+0x356>
        {
          return HAL_TIMEOUT;
 8002652:	2003      	movs	r0, #3
 8002654:	e0a6      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002656:	69e3      	ldr	r3, [r4, #28]
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 80a2 	beq.w	80027a2 <HAL_RCC_OscConfig+0x4ba>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800265e:	4a59      	ldr	r2, [pc, #356]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 8002660:	6892      	ldr	r2, [r2, #8]
 8002662:	f002 020c 	and.w	r2, r2, #12
 8002666:	2a0c      	cmp	r2, #12
 8002668:	d064      	beq.n	8002734 <HAL_RCC_OscConfig+0x44c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800266a:	2b02      	cmp	r3, #2
 800266c:	d013      	beq.n	8002696 <HAL_RCC_OscConfig+0x3ae>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800266e:	4a55      	ldr	r2, [pc, #340]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 8002670:	6813      	ldr	r3, [r2, #0]
 8002672:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002676:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7ff f8bc 	bl	80017f4 <HAL_GetTick>
 800267c:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800267e:	4d51      	ldr	r5, [pc, #324]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 8002680:	682b      	ldr	r3, [r5, #0]
 8002682:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002686:	d04e      	beq.n	8002726 <HAL_RCC_OscConfig+0x43e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002688:	f7ff f8b4 	bl	80017f4 <HAL_GetTick>
 800268c:	1b00      	subs	r0, r0, r4
 800268e:	2802      	cmp	r0, #2
 8002690:	d9f6      	bls.n	8002680 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8002692:	2003      	movs	r0, #3
 8002694:	e086      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        __HAL_RCC_PLL_DISABLE();
 8002696:	4a4b      	ldr	r2, [pc, #300]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 8002698:	6813      	ldr	r3, [r2, #0]
 800269a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800269e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80026a0:	f7ff f8a8 	bl	80017f4 <HAL_GetTick>
 80026a4:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026a6:	4e47      	ldr	r6, [pc, #284]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 80026a8:	6833      	ldr	r3, [r6, #0]
 80026aa:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80026ae:	d006      	beq.n	80026be <HAL_RCC_OscConfig+0x3d6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b0:	f7ff f8a0 	bl	80017f4 <HAL_GetTick>
 80026b4:	1b40      	subs	r0, r0, r5
 80026b6:	2802      	cmp	r0, #2
 80026b8:	d9f6      	bls.n	80026a8 <HAL_RCC_OscConfig+0x3c0>
            return HAL_TIMEOUT;
 80026ba:	2003      	movs	r0, #3
 80026bc:	e072      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026be:	4a41      	ldr	r2, [pc, #260]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 80026c0:	68d1      	ldr	r1, [r2, #12]
 80026c2:	4b41      	ldr	r3, [pc, #260]	@ (80027c8 <HAL_RCC_OscConfig+0x4e0>)
 80026c4:	400b      	ands	r3, r1
 80026c6:	6a21      	ldr	r1, [r4, #32]
 80026c8:	430b      	orrs	r3, r1
 80026ca:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80026cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80026d0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80026d2:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 80026d6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80026d8:	3901      	subs	r1, #1
 80026da:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80026de:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80026e0:	0849      	lsrs	r1, r1, #1
 80026e2:	3901      	subs	r1, #1
 80026e4:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80026e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80026ea:	0849      	lsrs	r1, r1, #1
 80026ec:	3901      	subs	r1, #1
 80026ee:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80026f2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80026f4:	6813      	ldr	r3, [r2, #0]
 80026f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026fa:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026fc:	68d3      	ldr	r3, [r2, #12]
 80026fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002702:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8002704:	f7ff f876 	bl	80017f4 <HAL_GetTick>
 8002708:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800270a:	4d2e      	ldr	r5, [pc, #184]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 800270c:	682b      	ldr	r3, [r5, #0]
 800270e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002712:	d106      	bne.n	8002722 <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7ff f86e 	bl	80017f4 <HAL_GetTick>
 8002718:	1b00      	subs	r0, r0, r4
 800271a:	2802      	cmp	r0, #2
 800271c:	d9f6      	bls.n	800270c <HAL_RCC_OscConfig+0x424>
            return HAL_TIMEOUT;
 800271e:	2003      	movs	r0, #3
 8002720:	e040      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
      }
    }
  }
  }

  return HAL_OK;
 8002722:	2000      	movs	r0, #0
 8002724:	e03e      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002726:	4a27      	ldr	r2, [pc, #156]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 8002728:	68d1      	ldr	r1, [r2, #12]
 800272a:	4b28      	ldr	r3, [pc, #160]	@ (80027cc <HAL_RCC_OscConfig+0x4e4>)
 800272c:	400b      	ands	r3, r1
 800272e:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002730:	2000      	movs	r0, #0
 8002732:	e037      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002734:	2b01      	cmp	r3, #1
 8002736:	d038      	beq.n	80027aa <HAL_RCC_OscConfig+0x4c2>
      temp_pllckcfg = RCC->PLLCFGR;
 8002738:	4b22      	ldr	r3, [pc, #136]	@ (80027c4 <HAL_RCC_OscConfig+0x4dc>)
 800273a:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273c:	f003 0103 	and.w	r1, r3, #3
 8002740:	6a22      	ldr	r2, [r4, #32]
 8002742:	4291      	cmp	r1, r2
 8002744:	d133      	bne.n	80027ae <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002746:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800274a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800274c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002752:	d12e      	bne.n	80027b2 <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002754:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002758:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800275a:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800275e:	d12a      	bne.n	80027b6 <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002760:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002764:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002766:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800276a:	d126      	bne.n	80027ba <HAL_RCC_OscConfig+0x4d2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800276c:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8002770:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002772:	0852      	lsrs	r2, r2, #1
 8002774:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002776:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800277a:	d120      	bne.n	80027be <HAL_RCC_OscConfig+0x4d6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800277c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800277e:	0852      	lsrs	r2, r2, #1
 8002780:	3a01      	subs	r2, #1
 8002782:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002786:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800278a:	bf14      	ite	ne
 800278c:	2001      	movne	r0, #1
 800278e:	2000      	moveq	r0, #0
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
    return HAL_ERROR;
 8002792:	2001      	movs	r0, #1
}
 8002794:	4770      	bx	lr
        return HAL_ERROR;
 8002796:	2001      	movs	r0, #1
 8002798:	e004      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        return HAL_ERROR;
 800279a:	2001      	movs	r0, #1
 800279c:	e002      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
          return HAL_ERROR;
 800279e:	2001      	movs	r0, #1
 80027a0:	e000      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
  return HAL_OK;
 80027a2:	2000      	movs	r0, #0
}
 80027a4:	b002      	add	sp, #8
 80027a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 80027aa:	2001      	movs	r0, #1
 80027ac:	e7fa      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
        return HAL_ERROR;
 80027ae:	2001      	movs	r0, #1
 80027b0:	e7f8      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
 80027b2:	2001      	movs	r0, #1
 80027b4:	e7f6      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
 80027b6:	2001      	movs	r0, #1
 80027b8:	e7f4      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
 80027ba:	2001      	movs	r0, #1
 80027bc:	e7f2      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
 80027be:	2001      	movs	r0, #1
 80027c0:	e7f0      	b.n	80027a4 <HAL_RCC_OscConfig+0x4bc>
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000
 80027c8:	019f800c 	.word	0x019f800c
 80027cc:	feeefffc 	.word	0xfeeefffc

080027d0 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80027d0:	b570      	push	{r4, r5, r6, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	4604      	mov	r4, r0
 80027d6:	460d      	mov	r5, r1
 80027d8:	4616      	mov	r6, r2

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	9302      	str	r3, [sp, #8]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80027de:	2303      	movs	r3, #3
 80027e0:	9304      	str	r3, [sp, #16]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	9303      	str	r3, [sp, #12]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 80027e6:	f3c0 4003 	ubfx	r0, r0, #16, #4

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 80027ea:	4a0f      	ldr	r2, [pc, #60]	@ (8002828 <HAL_RCC_MCOConfig+0x58>)
 80027ec:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 80027ee:	2301      	movs	r3, #1
 80027f0:	4083      	lsls	r3, r0
 80027f2:	430b      	orrs	r3, r1
 80027f4:	64d3      	str	r3, [r2, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 80027f6:	b2a3      	uxth	r3, r4
 80027f8:	9301      	str	r3, [sp, #4]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 80027fa:	f3c4 5307 	ubfx	r3, r4, #20, #8
 80027fe:	9305      	str	r3, [sp, #20]
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8002800:	f500 1090 	add.w	r0, r0, #1179648	@ 0x120000
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8002804:	a901      	add	r1, sp, #4
 8002806:	0280      	lsls	r0, r0, #10
 8002808:	f7ff fb6a 	bl	8001ee0 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 800280c:	f014 5f80 	tst.w	r4, #268435456	@ 0x10000000
 8002810:	d107      	bne.n	8002822 <HAL_RCC_MCOConfig+0x52>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8002812:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <HAL_RCC_MCOConfig+0x58>)
 8002814:	6899      	ldr	r1, [r3, #8]
 8002816:	f021 41fe 	bic.w	r1, r1, #2130706432	@ 0x7f000000
 800281a:	ea41 0206 	orr.w	r2, r1, r6
 800281e:	432a      	orrs	r2, r5
 8002820:	609a      	str	r2, [r3, #8]
  }
}
 8002822:	b006      	add	sp, #24
 8002824:	bd70      	pop	{r4, r5, r6, pc}
 8002826:	bf00      	nop
 8002828:	40021000 	.word	0x40021000

0800282c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800282c:	4b1a      	ldr	r3, [pc, #104]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x6c>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 030c 	and.w	r3, r3, #12
 8002834:	2b04      	cmp	r3, #4
 8002836:	d02a      	beq.n	800288e <HAL_RCC_GetSysClockFreq+0x62>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002838:	4b17      	ldr	r3, [pc, #92]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x6c>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	2b08      	cmp	r3, #8
 8002842:	d026      	beq.n	8002892 <HAL_RCC_GetSysClockFreq+0x66>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002844:	4b14      	ldr	r3, [pc, #80]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 030c 	and.w	r3, r3, #12
 800284c:	2b0c      	cmp	r3, #12
 800284e:	d001      	beq.n	8002854 <HAL_RCC_GetSysClockFreq+0x28>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8002850:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8002852:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002854:	4b10      	ldr	r3, [pc, #64]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002856:	68da      	ldr	r2, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800285e:	3301      	adds	r3, #1
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002860:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8002864:	2a03      	cmp	r2, #3
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002866:	4a0c      	ldr	r2, [pc, #48]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002868:	68d0      	ldr	r0, [r2, #12]
 800286a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800286e:	bf0c      	ite	eq
 8002870:	4a0a      	ldreq	r2, [pc, #40]	@ (800289c <HAL_RCC_GetSysClockFreq+0x70>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002872:	4a0b      	ldrne	r2, [pc, #44]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x74>)
 8002874:	fbb2 f3f3 	udiv	r3, r2, r3
 8002878:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x6c>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002884:	3301      	adds	r3, #1
 8002886:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8002888:	fbb0 f0f3 	udiv	r0, r0, r3
 800288c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800288e:	4804      	ldr	r0, [pc, #16]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x74>)
 8002890:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8002892:	4802      	ldr	r0, [pc, #8]	@ (800289c <HAL_RCC_GetSysClockFreq+0x70>)
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000
 800289c:	017d7840 	.word	0x017d7840
 80028a0:	00f42400 	.word	0x00f42400

080028a4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80028a4:	2800      	cmp	r0, #0
 80028a6:	f000 80be 	beq.w	8002a26 <HAL_RCC_ClockConfig+0x182>
{
 80028aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028ae:	460c      	mov	r4, r1
 80028b0:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028b2:	4b86      	ldr	r3, [pc, #536]	@ (8002acc <HAL_RCC_ClockConfig+0x228>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	428b      	cmp	r3, r1
 80028bc:	d20b      	bcs.n	80028d6 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028be:	4a83      	ldr	r2, [pc, #524]	@ (8002acc <HAL_RCC_ClockConfig+0x228>)
 80028c0:	6813      	ldr	r3, [r2, #0]
 80028c2:	f023 030f 	bic.w	r3, r3, #15
 80028c6:	430b      	orrs	r3, r1
 80028c8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	6813      	ldr	r3, [r2, #0]
 80028cc:	f003 030f 	and.w	r3, r3, #15
 80028d0:	428b      	cmp	r3, r1
 80028d2:	f040 80aa 	bne.w	8002a2a <HAL_RCC_ClockConfig+0x186>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d6:	682b      	ldr	r3, [r5, #0]
 80028d8:	f013 0f01 	tst.w	r3, #1
 80028dc:	f000 80a9 	beq.w	8002a32 <HAL_RCC_ClockConfig+0x18e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e0:	686a      	ldr	r2, [r5, #4]
 80028e2:	2a03      	cmp	r2, #3
 80028e4:	d030      	beq.n	8002948 <HAL_RCC_ClockConfig+0xa4>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e6:	2a02      	cmp	r2, #2
 80028e8:	d068      	beq.n	80029bc <HAL_RCC_ClockConfig+0x118>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028ea:	4b79      	ldr	r3, [pc, #484]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80028f2:	f000 809c 	beq.w	8002a2e <HAL_RCC_ClockConfig+0x18a>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80028f6:	f7ff ff99 	bl	800282c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80028fa:	4b76      	ldr	r3, [pc, #472]	@ (8002ad4 <HAL_RCC_ClockConfig+0x230>)
 80028fc:	4298      	cmp	r0, r3
 80028fe:	d96a      	bls.n	80029d6 <HAL_RCC_ClockConfig+0x132>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002900:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002902:	6893      	ldr	r3, [r2, #8]
 8002904:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002908:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800290c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800290e:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002912:	4a6f      	ldr	r2, [pc, #444]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002914:	6893      	ldr	r3, [r2, #8]
 8002916:	f023 0303 	bic.w	r3, r3, #3
 800291a:	6869      	ldr	r1, [r5, #4]
 800291c:	430b      	orrs	r3, r1
 800291e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8002920:	f7fe ff68 	bl	80017f4 <HAL_GetTick>
 8002924:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002926:	4f6a      	ldr	r7, [pc, #424]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002928:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	686a      	ldr	r2, [r5, #4]
 8002934:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002938:	d050      	beq.n	80029dc <HAL_RCC_ClockConfig+0x138>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800293a:	f7fe ff5b 	bl	80017f4 <HAL_GetTick>
 800293e:	1b80      	subs	r0, r0, r6
 8002940:	4540      	cmp	r0, r8
 8002942:	d9f3      	bls.n	800292c <HAL_RCC_ClockConfig+0x88>
        return HAL_TIMEOUT;
 8002944:	2003      	movs	r0, #3
 8002946:	e0bf      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x224>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002948:	4a61      	ldr	r2, [pc, #388]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0xb2>
        return HAL_ERROR;
 8002952:	2001      	movs	r0, #1
 8002954:	e0b8      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x224>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002956:	495e      	ldr	r1, [pc, #376]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002958:	68ca      	ldr	r2, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800295a:	68c9      	ldr	r1, [r1, #12]
 800295c:	f3c1 1103 	ubfx	r1, r1, #4, #4
 8002960:	3101      	adds	r1, #1
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002962:	f002 0203 	and.w	r2, r2, #3

  switch (pllsource)
 8002966:	2a03      	cmp	r2, #3
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002968:	4a59      	ldr	r2, [pc, #356]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 800296a:	68d2      	ldr	r2, [r2, #12]
 800296c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8002970:	bf0c      	ite	eq
 8002972:	4859      	ldreq	r0, [pc, #356]	@ (8002ad8 <HAL_RCC_ClockConfig+0x234>)
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002974:	4859      	ldrne	r0, [pc, #356]	@ (8002adc <HAL_RCC_ClockConfig+0x238>)
 8002976:	fbb0 f1f1 	udiv	r1, r0, r1
 800297a:	fb01 f202 	mul.w	r2, r1, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800297e:	4954      	ldr	r1, [pc, #336]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002980:	68c9      	ldr	r1, [r1, #12]
 8002982:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8002986:	3101      	adds	r1, #1
 8002988:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 800298a:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800298e:	4951      	ldr	r1, [pc, #324]	@ (8002ad4 <HAL_RCC_ClockConfig+0x230>)
 8002990:	428a      	cmp	r2, r1
 8002992:	d91a      	bls.n	80029ca <HAL_RCC_ClockConfig+0x126>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002994:	4a4e      	ldr	r2, [pc, #312]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002996:	6892      	ldr	r2, [r2, #8]
 8002998:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 800299c:	d004      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x104>
 800299e:	f013 0902 	ands.w	r9, r3, #2
 80029a2:	d0b6      	beq.n	8002912 <HAL_RCC_ClockConfig+0x6e>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80029a4:	68ab      	ldr	r3, [r5, #8]
 80029a6:	b99b      	cbnz	r3, 80029d0 <HAL_RCC_ClockConfig+0x12c>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029a8:	4a49      	ldr	r2, [pc, #292]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 80029aa:	6893      	ldr	r3, [r2, #8]
 80029ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80029b6:	f04f 0980 	mov.w	r9, #128	@ 0x80
 80029ba:	e7aa      	b.n	8002912 <HAL_RCC_ClockConfig+0x6e>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029bc:	4b44      	ldr	r3, [pc, #272]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80029c4:	d197      	bne.n	80028f6 <HAL_RCC_ClockConfig+0x52>
          return HAL_ERROR;
 80029c6:	2001      	movs	r0, #1
 80029c8:	e07e      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x224>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029ca:	f04f 0900 	mov.w	r9, #0
 80029ce:	e7a0      	b.n	8002912 <HAL_RCC_ClockConfig+0x6e>
 80029d0:	f04f 0900 	mov.w	r9, #0
 80029d4:	e79d      	b.n	8002912 <HAL_RCC_ClockConfig+0x6e>
 80029d6:	f04f 0900 	mov.w	r9, #0
 80029da:	e79a      	b.n	8002912 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029dc:	682b      	ldr	r3, [r5, #0]
 80029de:	f013 0f02 	tst.w	r3, #2
 80029e2:	d129      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x194>
    if(hpre == RCC_SYSCLK_DIV2)
 80029e4:	f1b9 0f80 	cmp.w	r9, #128	@ 0x80
 80029e8:	d140      	bne.n	8002a6c <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80029ea:	4a39      	ldr	r2, [pc, #228]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 80029ec:	6893      	ldr	r3, [r2, #8]
 80029ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029f2:	6093      	str	r3, [r2, #8]
 80029f4:	e03a      	b.n	8002a6c <HAL_RCC_ClockConfig+0x1c8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029f6:	4a35      	ldr	r2, [pc, #212]	@ (8002acc <HAL_RCC_ClockConfig+0x228>)
 80029f8:	6813      	ldr	r3, [r2, #0]
 80029fa:	f023 030f 	bic.w	r3, r3, #15
 80029fe:	4323      	orrs	r3, r4
 8002a00:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002a02:	f7fe fef7 	bl	80017f4 <HAL_GetTick>
 8002a06:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a08:	4f30      	ldr	r7, [pc, #192]	@ (8002acc <HAL_RCC_ClockConfig+0x228>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0a:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	f003 030f 	and.w	r3, r3, #15
 8002a14:	42a3      	cmp	r3, r4
 8002a16:	d02f      	beq.n	8002a78 <HAL_RCC_ClockConfig+0x1d4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a18:	f7fe feec 	bl	80017f4 <HAL_GetTick>
 8002a1c:	1b80      	subs	r0, r0, r6
 8002a1e:	4540      	cmp	r0, r8
 8002a20:	d9f5      	bls.n	8002a0e <HAL_RCC_ClockConfig+0x16a>
        return HAL_TIMEOUT;
 8002a22:	2003      	movs	r0, #3
 8002a24:	e050      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x224>
    return HAL_ERROR;
 8002a26:	2001      	movs	r0, #1
}
 8002a28:	4770      	bx	lr
      return HAL_ERROR;
 8002a2a:	2001      	movs	r0, #1
 8002a2c:	e04c      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x224>
          return HAL_ERROR;
 8002a2e:	2001      	movs	r0, #1
 8002a30:	e04a      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x224>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a32:	f013 0f02 	tst.w	r3, #2
 8002a36:	d019      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x1c8>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	f013 0f04 	tst.w	r3, #4
 8002a3c:	d004      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x1a4>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a3e:	4a24      	ldr	r2, [pc, #144]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002a40:	6893      	ldr	r3, [r2, #8]
 8002a42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a46:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a48:	682b      	ldr	r3, [r5, #0]
 8002a4a:	f013 0f08 	tst.w	r3, #8
 8002a4e:	d006      	beq.n	8002a5e <HAL_RCC_ClockConfig+0x1ba>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002a50:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002a52:	6893      	ldr	r3, [r2, #8]
 8002a54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002a58:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a5c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002a60:	6893      	ldr	r3, [r2, #8]
 8002a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a66:	68a9      	ldr	r1, [r5, #8]
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a6c:	4b17      	ldr	r3, [pc, #92]	@ (8002acc <HAL_RCC_ClockConfig+0x228>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 030f 	and.w	r3, r3, #15
 8002a74:	42a3      	cmp	r3, r4
 8002a76:	d8be      	bhi.n	80029f6 <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a78:	682b      	ldr	r3, [r5, #0]
 8002a7a:	f013 0f04 	tst.w	r3, #4
 8002a7e:	d006      	beq.n	8002a8e <HAL_RCC_ClockConfig+0x1ea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a80:	4a13      	ldr	r2, [pc, #76]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002a82:	6893      	ldr	r3, [r2, #8]
 8002a84:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a88:	68e9      	ldr	r1, [r5, #12]
 8002a8a:	430b      	orrs	r3, r1
 8002a8c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8e:	682b      	ldr	r3, [r5, #0]
 8002a90:	f013 0f08 	tst.w	r3, #8
 8002a94:	d007      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0x202>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a96:	4a0e      	ldr	r2, [pc, #56]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002a98:	6893      	ldr	r3, [r2, #8]
 8002a9a:	6929      	ldr	r1, [r5, #16]
 8002a9c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8002aa0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002aa4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002aa6:	f7ff fec1 	bl	800282c <HAL_RCC_GetSysClockFreq>
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <HAL_RCC_ClockConfig+0x22c>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae0 <HAL_RCC_ClockConfig+0x23c>)
 8002ab4:	5cd3      	ldrb	r3, [r2, r3]
 8002ab6:	f003 031f 	and.w	r3, r3, #31
 8002aba:	40d8      	lsrs	r0, r3
 8002abc:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <HAL_RCC_ClockConfig+0x240>)
 8002abe:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002ac0:	4b09      	ldr	r3, [pc, #36]	@ (8002ae8 <HAL_RCC_ClockConfig+0x244>)
 8002ac2:	6818      	ldr	r0, [r3, #0]
 8002ac4:	f7fe fe52 	bl	800176c <HAL_InitTick>
}
 8002ac8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002acc:	40022000 	.word	0x40022000
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	04c4b400 	.word	0x04c4b400
 8002ad8:	017d7840 	.word	0x017d7840
 8002adc:	00f42400 	.word	0x00f42400
 8002ae0:	08003afc 	.word	0x08003afc
 8002ae4:	20000000 	.word	0x20000000
 8002ae8:	20000008 	.word	0x20000008

08002aec <HAL_RCC_GetHCLKFreq>:
}
 8002aec:	4b01      	ldr	r3, [pc, #4]	@ (8002af4 <HAL_RCC_GetHCLKFreq+0x8>)
 8002aee:	6818      	ldr	r0, [r3, #0]
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	20000000 	.word	0x20000000

08002af8 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002af8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d135      	bne.n	8002b6e <HAL_TIM_Base_Start+0x76>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b02:	2302      	movs	r3, #2
 8002b04:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b08:	6803      	ldr	r3, [r0, #0]
 8002b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b7c <HAL_TIM_Base_Start+0x84>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d020      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b14:	d01d      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b16:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d019      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b1e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d015      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b26:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d011      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b2e:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00d      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b36:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d009      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
 8002b3e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d005      	beq.n	8002b52 <HAL_TIM_Base_Start+0x5a>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	f042 0201 	orr.w	r2, r2, #1
 8002b4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b4e:	2000      	movs	r0, #0
 8002b50:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b52:	6899      	ldr	r1, [r3, #8]
 8002b54:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <HAL_TIM_Base_Start+0x88>)
 8002b56:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b58:	2a06      	cmp	r2, #6
 8002b5a:	d00a      	beq.n	8002b72 <HAL_TIM_Base_Start+0x7a>
 8002b5c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002b60:	d009      	beq.n	8002b76 <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	f042 0201 	orr.w	r2, r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002b6a:	2000      	movs	r0, #0
 8002b6c:	4770      	bx	lr
    return HAL_ERROR;
 8002b6e:	2001      	movs	r0, #1
 8002b70:	4770      	bx	lr
  return HAL_OK;
 8002b72:	2000      	movs	r0, #0
 8002b74:	4770      	bx	lr
 8002b76:	2000      	movs	r0, #0
}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40012c00 	.word	0x40012c00
 8002b80:	00010007 	.word	0x00010007

08002b84 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b84:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b86:	4a63      	ldr	r2, [pc, #396]	@ (8002d14 <TIM_Base_SetConfig+0x190>)
 8002b88:	4290      	cmp	r0, r2
 8002b8a:	f000 80a3 	beq.w	8002cd4 <TIM_Base_SetConfig+0x150>
 8002b8e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002b92:	f000 8083 	beq.w	8002c9c <TIM_Base_SetConfig+0x118>
 8002b96:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002b9a:	4290      	cmp	r0, r2
 8002b9c:	d062      	beq.n	8002c64 <TIM_Base_SetConfig+0xe0>
 8002b9e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ba2:	4290      	cmp	r0, r2
 8002ba4:	f000 808c 	beq.w	8002cc0 <TIM_Base_SetConfig+0x13c>
 8002ba8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bac:	4290      	cmp	r0, r2
 8002bae:	d05e      	beq.n	8002c6e <TIM_Base_SetConfig+0xea>
 8002bb0:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002bb4:	4290      	cmp	r0, r2
 8002bb6:	d05f      	beq.n	8002c78 <TIM_Base_SetConfig+0xf4>
 8002bb8:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8002bbc:	4290      	cmp	r0, r2
 8002bbe:	f000 8084 	beq.w	8002cca <TIM_Base_SetConfig+0x146>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bc2:	4a55      	ldr	r2, [pc, #340]	@ (8002d18 <TIM_Base_SetConfig+0x194>)
 8002bc4:	4290      	cmp	r0, r2
 8002bc6:	d03f      	beq.n	8002c48 <TIM_Base_SetConfig+0xc4>
 8002bc8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bcc:	4290      	cmp	r0, r2
 8002bce:	d011      	beq.n	8002bf4 <TIM_Base_SetConfig+0x70>
 8002bd0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bd4:	4290      	cmp	r0, r2
 8002bd6:	d029      	beq.n	8002c2c <TIM_Base_SetConfig+0xa8>
 8002bd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bdc:	4290      	cmp	r0, r2
 8002bde:	d017      	beq.n	8002c10 <TIM_Base_SetConfig+0x8c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002be0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002be4:	694a      	ldr	r2, [r1, #20]
 8002be6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002be8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bea:	688b      	ldr	r3, [r1, #8]
 8002bec:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bee:	680b      	ldr	r3, [r1, #0]
 8002bf0:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bf2:	e082      	b.n	8002cfa <TIM_Base_SetConfig+0x176>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bf8:	68ca      	ldr	r2, [r1, #12]
 8002bfa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c00:	694a      	ldr	r2, [r1, #20]
 8002c02:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c04:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c06:	688b      	ldr	r3, [r1, #8]
 8002c08:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c0a:	680b      	ldr	r3, [r1, #0]
 8002c0c:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c0e:	e072      	b.n	8002cf6 <TIM_Base_SetConfig+0x172>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c14:	68ca      	ldr	r2, [r1, #12]
 8002c16:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c1c:	694a      	ldr	r2, [r1, #20]
 8002c1e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c20:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c22:	688b      	ldr	r3, [r1, #8]
 8002c24:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c26:	680b      	ldr	r3, [r1, #0]
 8002c28:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c2a:	e064      	b.n	8002cf6 <TIM_Base_SetConfig+0x172>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c30:	68ca      	ldr	r2, [r1, #12]
 8002c32:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c38:	694a      	ldr	r2, [r1, #20]
 8002c3a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c3c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c3e:	688b      	ldr	r3, [r1, #8]
 8002c40:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c42:	680b      	ldr	r3, [r1, #0]
 8002c44:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c46:	e056      	b.n	8002cf6 <TIM_Base_SetConfig+0x172>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c4c:	68ca      	ldr	r2, [r1, #12]
 8002c4e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c54:	694a      	ldr	r2, [r1, #20]
 8002c56:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c58:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c5a:	688b      	ldr	r3, [r1, #8]
 8002c5c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c5e:	680b      	ldr	r3, [r1, #0]
 8002c60:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c62:	e048      	b.n	8002cf6 <TIM_Base_SetConfig+0x172>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c68:	684a      	ldr	r2, [r1, #4]
 8002c6a:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c6c:	e01a      	b.n	8002ca4 <TIM_Base_SetConfig+0x120>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c72:	684a      	ldr	r2, [r1, #4]
 8002c74:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c76:	e015      	b.n	8002ca4 <TIM_Base_SetConfig+0x120>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c7c:	684a      	ldr	r2, [r1, #4]
 8002c7e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c84:	68ca      	ldr	r2, [r1, #12]
 8002c86:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c8c:	694a      	ldr	r2, [r1, #20]
 8002c8e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c90:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c92:	688b      	ldr	r3, [r1, #8]
 8002c94:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c96:	680b      	ldr	r3, [r1, #0]
 8002c98:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c9a:	e02c      	b.n	8002cf6 <TIM_Base_SetConfig+0x172>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ca0:	684a      	ldr	r2, [r1, #4]
 8002ca2:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ca8:	68ca      	ldr	r2, [r1, #12]
 8002caa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cb0:	694a      	ldr	r2, [r1, #20]
 8002cb2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002cb4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cb6:	688b      	ldr	r3, [r1, #8]
 8002cb8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002cba:	680b      	ldr	r3, [r1, #0]
 8002cbc:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cbe:	e01c      	b.n	8002cfa <TIM_Base_SetConfig+0x176>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002cc4:	684a      	ldr	r2, [r1, #4]
 8002cc6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cc8:	e7ec      	b.n	8002ca4 <TIM_Base_SetConfig+0x120>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002cce:	684a      	ldr	r2, [r1, #4]
 8002cd0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cd2:	e776      	b.n	8002bc2 <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002cd8:	684a      	ldr	r2, [r1, #4]
 8002cda:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ce0:	68ca      	ldr	r2, [r1, #12]
 8002ce2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ce4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ce8:	694a      	ldr	r2, [r1, #20]
 8002cea:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002cec:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cee:	688b      	ldr	r3, [r1, #8]
 8002cf0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002cf2:	680b      	ldr	r3, [r1, #0]
 8002cf4:	6283      	str	r3, [r0, #40]	@ 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cf6:	690b      	ldr	r3, [r1, #16]
 8002cf8:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cfe:	6903      	ldr	r3, [r0, #16]
 8002d00:	f013 0f01 	tst.w	r3, #1
 8002d04:	d004      	beq.n	8002d10 <TIM_Base_SetConfig+0x18c>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d06:	6903      	ldr	r3, [r0, #16]
 8002d08:	f023 0301 	bic.w	r3, r3, #1
 8002d0c:	6103      	str	r3, [r0, #16]
  }
}
 8002d0e:	4770      	bx	lr
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40012c00 	.word	0x40012c00
 8002d18:	40014000 	.word	0x40014000

08002d1c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002d1c:	b360      	cbz	r0, 8002d78 <HAL_TIM_Base_Init+0x5c>
{
 8002d1e:	b510      	push	{r4, lr}
 8002d20:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002d22:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002d26:	b313      	cbz	r3, 8002d6e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8002d28:	2302      	movs	r3, #2
 8002d2a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d2e:	4621      	mov	r1, r4
 8002d30:	f851 0b04 	ldr.w	r0, [r1], #4
 8002d34:	f7ff ff26 	bl	8002b84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d3e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002d42:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002d46:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002d4a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002d4e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d56:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002d5a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002d5e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002d62:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002d66:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002d6a:	2000      	movs	r0, #0
}
 8002d6c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002d6e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002d72:	f7fe fca5 	bl	80016c0 <HAL_TIM_Base_MspInit>
 8002d76:	e7d7      	b.n	8002d28 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002d78:	2001      	movs	r0, #1
}
 8002d7a:	4770      	bx	lr

08002d7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d7c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d7e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d80:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d84:	430a      	orrs	r2, r1
 8002d86:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002d8a:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d8e:	6082      	str	r2, [r0, #8]
}
 8002d90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d94:	4770      	bx	lr
	...

08002d98 <HAL_TIM_ConfigClockSource>:
{
 8002d98:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002d9a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	f000 80d5 	beq.w	8002f4e <HAL_TIM_ConfigClockSource+0x1b6>
 8002da4:	4604      	mov	r4, r0
 8002da6:	2301      	movs	r3, #1
 8002da8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002dac:	2302      	movs	r3, #2
 8002dae:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002db2:	6802      	ldr	r2, [r0, #0]
 8002db4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002db6:	4b67      	ldr	r3, [pc, #412]	@ (8002f54 <HAL_TIM_ConfigClockSource+0x1bc>)
 8002db8:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8002dba:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002dbc:	6808      	ldr	r0, [r1, #0]
 8002dbe:	2870      	cmp	r0, #112	@ 0x70
 8002dc0:	f000 808c 	beq.w	8002edc <HAL_TIM_ConfigClockSource+0x144>
 8002dc4:	d851      	bhi.n	8002e6a <HAL_TIM_ConfigClockSource+0xd2>
 8002dc6:	2850      	cmp	r0, #80	@ 0x50
 8002dc8:	f000 80a2 	beq.w	8002f10 <HAL_TIM_ConfigClockSource+0x178>
 8002dcc:	d91f      	bls.n	8002e0e <HAL_TIM_ConfigClockSource+0x76>
 8002dce:	2860      	cmp	r0, #96	@ 0x60
 8002dd0:	d149      	bne.n	8002e66 <HAL_TIM_ConfigClockSource+0xce>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dd2:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 8002dd4:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8002dd6:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002dd8:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dda:	6a19      	ldr	r1, [r3, #32]
 8002ddc:	f021 0110 	bic.w	r1, r1, #16
 8002de0:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002de2:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002de4:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002de8:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002df0:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8002df4:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002df6:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002df8:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002dfa:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dfc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002e00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e04:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8002e08:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0a:	2000      	movs	r0, #0
}
 8002e0c:	e04d      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
  switch (sClockSourceConfig->ClockSource)
 8002e0e:	2840      	cmp	r0, #64	@ 0x40
 8002e10:	d11c      	bne.n	8002e4c <HAL_TIM_ConfigClockSource+0xb4>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e12:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e14:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8002e16:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002e18:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e1a:	6a1a      	ldr	r2, [r3, #32]
 8002e1c:	f022 0201 	bic.w	r2, r2, #1
 8002e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e22:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e24:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e28:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e2c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002e30:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8002e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e34:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e36:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002e38:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e3a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e42:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8002e46:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e48:	2000      	movs	r0, #0
}
 8002e4a:	e02e      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
  switch (sClockSourceConfig->ClockSource)
 8002e4c:	d87d      	bhi.n	8002f4a <HAL_TIM_ConfigClockSource+0x1b2>
 8002e4e:	2820      	cmp	r0, #32
 8002e50:	d01b      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002e52:	d903      	bls.n	8002e5c <HAL_TIM_ConfigClockSource+0xc4>
 8002e54:	2830      	cmp	r0, #48	@ 0x30
 8002e56:	d018      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002e58:	2001      	movs	r0, #1
 8002e5a:	e026      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
 8002e5c:	f030 0310 	bics.w	r3, r0, #16
 8002e60:	d013      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002e62:	2001      	movs	r0, #1
 8002e64:	e021      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
 8002e66:	2001      	movs	r0, #1
 8002e68:	e01f      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
 8002e6a:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8002e6e:	d042      	beq.n	8002ef6 <HAL_TIM_ConfigClockSource+0x15e>
 8002e70:	d917      	bls.n	8002ea2 <HAL_TIM_ConfigClockSource+0x10a>
 8002e72:	4a39      	ldr	r2, [pc, #228]	@ (8002f58 <HAL_TIM_ConfigClockSource+0x1c0>)
 8002e74:	4290      	cmp	r0, r2
 8002e76:	d008      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002e78:	d91e      	bls.n	8002eb8 <HAL_TIM_ConfigClockSource+0x120>
 8002e7a:	4a38      	ldr	r2, [pc, #224]	@ (8002f5c <HAL_TIM_ConfigClockSource+0x1c4>)
 8002e7c:	4290      	cmp	r0, r2
 8002e7e:	d004      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002e80:	f020 0120 	bic.w	r1, r0, #32
 8002e84:	3a10      	subs	r2, #16
 8002e86:	4291      	cmp	r1, r2
 8002e88:	d126      	bne.n	8002ed8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e8a:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002e8c:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e8e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8002e92:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e96:	4302      	orrs	r2, r0
 8002e98:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 8002e9c:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e9e:	2000      	movs	r0, #0
}
 8002ea0:	e003      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
  switch (sClockSourceConfig->ClockSource)
 8002ea2:	f5b0 5080 	subs.w	r0, r0, #4096	@ 0x1000
 8002ea6:	bf18      	it	ne
 8002ea8:	2001      	movne	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002eb6:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8002eb8:	3a20      	subs	r2, #32
 8002eba:	4290      	cmp	r0, r2
 8002ebc:	d0e5      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002ebe:	d904      	bls.n	8002eca <HAL_TIM_ConfigClockSource+0x132>
 8002ec0:	4a27      	ldr	r2, [pc, #156]	@ (8002f60 <HAL_TIM_ConfigClockSource+0x1c8>)
 8002ec2:	4290      	cmp	r0, r2
 8002ec4:	d0e1      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002ec6:	2001      	movs	r0, #1
 8002ec8:	e7ef      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
 8002eca:	f020 0210 	bic.w	r2, r0, #16
 8002ece:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8002ed2:	d0da      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xf2>
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	e7e8      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
 8002ed8:	2001      	movs	r0, #1
 8002eda:	e7e6      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
      TIM_ETR_SetConfig(htim->Instance,
 8002edc:	68cb      	ldr	r3, [r1, #12]
 8002ede:	684a      	ldr	r2, [r1, #4]
 8002ee0:	6889      	ldr	r1, [r1, #8]
 8002ee2:	6820      	ldr	r0, [r4, #0]
 8002ee4:	f7ff ff4a 	bl	8002d7c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002ee8:	6822      	ldr	r2, [r4, #0]
 8002eea:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002eec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002ef0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002ef2:	2000      	movs	r0, #0
      break;
 8002ef4:	e7d9      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
      TIM_ETR_SetConfig(htim->Instance,
 8002ef6:	68cb      	ldr	r3, [r1, #12]
 8002ef8:	684a      	ldr	r2, [r1, #4]
 8002efa:	6889      	ldr	r1, [r1, #8]
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	f7ff ff3d 	bl	8002d7c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	6893      	ldr	r3, [r2, #8]
 8002f06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f0a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0c:	2000      	movs	r0, #0
      break;
 8002f0e:	e7cc      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f10:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f12:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8002f14:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002f16:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f18:	6a1a      	ldr	r2, [r3, #32]
 8002f1a:	f022 0201 	bic.w	r2, r2, #1
 8002f1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f20:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f22:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f26:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f2a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002f2e:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8002f30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f32:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f34:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8002f36:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f38:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002f3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f40:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8002f44:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f46:	2000      	movs	r0, #0
}
 8002f48:	e7af      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
  switch (sClockSourceConfig->ClockSource)
 8002f4a:	2001      	movs	r0, #1
 8002f4c:	e7ad      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x112>
  __HAL_LOCK(htim);
 8002f4e:	2002      	movs	r0, #2
 8002f50:	e7b1      	b.n	8002eb6 <HAL_TIM_ConfigClockSource+0x11e>
 8002f52:	bf00      	nop
 8002f54:	ffce0088 	.word	0xffce0088
 8002f58:	00100040 	.word	0x00100040
 8002f5c:	00100060 	.word	0x00100060
 8002f60:	00100030 	.word	0x00100030

08002f64 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f64:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d04c      	beq.n	8003006 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 8002f6c:	b430      	push	{r4, r5}
 8002f6e:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8002f70:	2301      	movs	r3, #1
 8002f72:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f76:	2302      	movs	r3, #2
 8002f78:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f7c:	6800      	ldr	r0, [r0, #0]
 8002f7e:	6843      	ldr	r3, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f80:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002f82:	4d22      	ldr	r5, [pc, #136]	@ (800300c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f84:	42a8      	cmp	r0, r5
 8002f86:	d007      	beq.n	8002f98 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8002f88:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002f8c:	42a8      	cmp	r0, r5
 8002f8e:	d003      	beq.n	8002f98 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8002f90:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8002f94:	42a8      	cmp	r0, r5
 8002f96:	d103      	bne.n	8002fa0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002f98:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002f9c:	684d      	ldr	r5, [r1, #4]
 8002f9e:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fa0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002fa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fa8:	680d      	ldr	r5, [r1, #0]
 8002faa:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fac:	6043      	str	r3, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fae:	6813      	ldr	r3, [r2, #0]
 8002fb0:	4816      	ldr	r0, [pc, #88]	@ (800300c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fb2:	4283      	cmp	r3, r0
 8002fb4:	d01a      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fba:	d017      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fbc:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002fc0:	4283      	cmp	r3, r0
 8002fc2:	d013      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fc4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002fc8:	4283      	cmp	r3, r0
 8002fca:	d00f      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fcc:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002fd0:	4283      	cmp	r3, r0
 8002fd2:	d00b      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fd4:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8002fd8:	4283      	cmp	r3, r0
 8002fda:	d007      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fdc:	f500 6040 	add.w	r0, r0, #3072	@ 0xc00
 8002fe0:	4283      	cmp	r3, r0
 8002fe2:	d003      	beq.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8002fe4:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 8002fe8:	4283      	cmp	r3, r0
 8002fea:	d104      	bne.n	8002ff6 <HAL_TIMEx_MasterConfigSynchronization+0x92>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fec:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ff0:	6889      	ldr	r1, [r1, #8]
 8002ff2:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ff4:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8003002:	bc30      	pop	{r4, r5}
 8003004:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003006:	2002      	movs	r0, #2
}
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	40012c00 	.word	0x40012c00

08003010 <sinf>:
 8003010:	ee10 3a10 	vmov	r3, s0
 8003014:	b507      	push	{r0, r1, r2, lr}
 8003016:	4a1f      	ldr	r2, [pc, #124]	@ (8003094 <sinf+0x84>)
 8003018:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800301c:	4293      	cmp	r3, r2
 800301e:	d807      	bhi.n	8003030 <sinf+0x20>
 8003020:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8003098 <sinf+0x88>
 8003024:	2000      	movs	r0, #0
 8003026:	b003      	add	sp, #12
 8003028:	f85d eb04 	ldr.w	lr, [sp], #4
 800302c:	f000 b88e 	b.w	800314c <__kernel_sinf>
 8003030:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003034:	d304      	bcc.n	8003040 <sinf+0x30>
 8003036:	ee30 0a40 	vsub.f32	s0, s0, s0
 800303a:	b003      	add	sp, #12
 800303c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003040:	4668      	mov	r0, sp
 8003042:	f000 f8cb 	bl	80031dc <__ieee754_rem_pio2f>
 8003046:	f000 0003 	and.w	r0, r0, #3
 800304a:	2801      	cmp	r0, #1
 800304c:	d00a      	beq.n	8003064 <sinf+0x54>
 800304e:	2802      	cmp	r0, #2
 8003050:	d00f      	beq.n	8003072 <sinf+0x62>
 8003052:	b9c0      	cbnz	r0, 8003086 <sinf+0x76>
 8003054:	eddd 0a01 	vldr	s1, [sp, #4]
 8003058:	ed9d 0a00 	vldr	s0, [sp]
 800305c:	2001      	movs	r0, #1
 800305e:	f000 f875 	bl	800314c <__kernel_sinf>
 8003062:	e7ea      	b.n	800303a <sinf+0x2a>
 8003064:	eddd 0a01 	vldr	s1, [sp, #4]
 8003068:	ed9d 0a00 	vldr	s0, [sp]
 800306c:	f000 f816 	bl	800309c <__kernel_cosf>
 8003070:	e7e3      	b.n	800303a <sinf+0x2a>
 8003072:	eddd 0a01 	vldr	s1, [sp, #4]
 8003076:	ed9d 0a00 	vldr	s0, [sp]
 800307a:	2001      	movs	r0, #1
 800307c:	f000 f866 	bl	800314c <__kernel_sinf>
 8003080:	eeb1 0a40 	vneg.f32	s0, s0
 8003084:	e7d9      	b.n	800303a <sinf+0x2a>
 8003086:	eddd 0a01 	vldr	s1, [sp, #4]
 800308a:	ed9d 0a00 	vldr	s0, [sp]
 800308e:	f000 f805 	bl	800309c <__kernel_cosf>
 8003092:	e7f5      	b.n	8003080 <sinf+0x70>
 8003094:	3f490fd8 	.word	0x3f490fd8
 8003098:	00000000 	.word	0x00000000

0800309c <__kernel_cosf>:
 800309c:	ee10 3a10 	vmov	r3, s0
 80030a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030a4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80030a8:	eef0 6a40 	vmov.f32	s13, s0
 80030ac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80030b0:	d204      	bcs.n	80030bc <__kernel_cosf+0x20>
 80030b2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80030b6:	ee17 2a90 	vmov	r2, s15
 80030ba:	b342      	cbz	r2, 800310e <__kernel_cosf+0x72>
 80030bc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80030c0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800312c <__kernel_cosf+0x90>
 80030c4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8003130 <__kernel_cosf+0x94>
 80030c8:	4a1a      	ldr	r2, [pc, #104]	@ (8003134 <__kernel_cosf+0x98>)
 80030ca:	eea7 6a27 	vfma.f32	s12, s14, s15
 80030ce:	4293      	cmp	r3, r2
 80030d0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003138 <__kernel_cosf+0x9c>
 80030d4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80030d8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800313c <__kernel_cosf+0xa0>
 80030dc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80030e0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8003140 <__kernel_cosf+0xa4>
 80030e4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80030e8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8003144 <__kernel_cosf+0xa8>
 80030ec:	eea7 6a87 	vfma.f32	s12, s15, s14
 80030f0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80030f4:	ee26 6a07 	vmul.f32	s12, s12, s14
 80030f8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80030fc:	eee7 0a06 	vfma.f32	s1, s14, s12
 8003100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003104:	d804      	bhi.n	8003110 <__kernel_cosf+0x74>
 8003106:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800310a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800310e:	4770      	bx	lr
 8003110:	4a0d      	ldr	r2, [pc, #52]	@ (8003148 <__kernel_cosf+0xac>)
 8003112:	4293      	cmp	r3, r2
 8003114:	bf9a      	itte	ls
 8003116:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800311a:	ee07 3a10 	vmovls	s14, r3
 800311e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8003122:	ee30 0a47 	vsub.f32	s0, s0, s14
 8003126:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800312a:	e7ec      	b.n	8003106 <__kernel_cosf+0x6a>
 800312c:	ad47d74e 	.word	0xad47d74e
 8003130:	310f74f6 	.word	0x310f74f6
 8003134:	3e999999 	.word	0x3e999999
 8003138:	b493f27c 	.word	0xb493f27c
 800313c:	37d00d01 	.word	0x37d00d01
 8003140:	bab60b61 	.word	0xbab60b61
 8003144:	3d2aaaab 	.word	0x3d2aaaab
 8003148:	3f480000 	.word	0x3f480000

0800314c <__kernel_sinf>:
 800314c:	ee10 3a10 	vmov	r3, s0
 8003150:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003154:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003158:	d204      	bcs.n	8003164 <__kernel_sinf+0x18>
 800315a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800315e:	ee17 3a90 	vmov	r3, s15
 8003162:	b35b      	cbz	r3, 80031bc <__kernel_sinf+0x70>
 8003164:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003168:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80031c0 <__kernel_sinf+0x74>
 800316c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80031c4 <__kernel_sinf+0x78>
 8003170:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003174:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80031c8 <__kernel_sinf+0x7c>
 8003178:	eee6 7a07 	vfma.f32	s15, s12, s14
 800317c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80031cc <__kernel_sinf+0x80>
 8003180:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003184:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80031d0 <__kernel_sinf+0x84>
 8003188:	ee60 6a07 	vmul.f32	s13, s0, s14
 800318c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003190:	b930      	cbnz	r0, 80031a0 <__kernel_sinf+0x54>
 8003192:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80031d4 <__kernel_sinf+0x88>
 8003196:	eea7 6a27 	vfma.f32	s12, s14, s15
 800319a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800319e:	4770      	bx	lr
 80031a0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80031a4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80031a8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80031ac:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80031b0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80031d8 <__kernel_sinf+0x8c>
 80031b4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80031b8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	2f2ec9d3 	.word	0x2f2ec9d3
 80031c4:	b2d72f34 	.word	0xb2d72f34
 80031c8:	3638ef1b 	.word	0x3638ef1b
 80031cc:	b9500d01 	.word	0xb9500d01
 80031d0:	3c088889 	.word	0x3c088889
 80031d4:	be2aaaab 	.word	0xbe2aaaab
 80031d8:	3e2aaaab 	.word	0x3e2aaaab

080031dc <__ieee754_rem_pio2f>:
 80031dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031de:	ee10 6a10 	vmov	r6, s0
 80031e2:	4b88      	ldr	r3, [pc, #544]	@ (8003404 <__ieee754_rem_pio2f+0x228>)
 80031e4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80031e8:	429d      	cmp	r5, r3
 80031ea:	b087      	sub	sp, #28
 80031ec:	4604      	mov	r4, r0
 80031ee:	d805      	bhi.n	80031fc <__ieee754_rem_pio2f+0x20>
 80031f0:	2300      	movs	r3, #0
 80031f2:	ed80 0a00 	vstr	s0, [r0]
 80031f6:	6043      	str	r3, [r0, #4]
 80031f8:	2000      	movs	r0, #0
 80031fa:	e022      	b.n	8003242 <__ieee754_rem_pio2f+0x66>
 80031fc:	4b82      	ldr	r3, [pc, #520]	@ (8003408 <__ieee754_rem_pio2f+0x22c>)
 80031fe:	429d      	cmp	r5, r3
 8003200:	d83a      	bhi.n	8003278 <__ieee754_rem_pio2f+0x9c>
 8003202:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8003206:	2e00      	cmp	r6, #0
 8003208:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800340c <__ieee754_rem_pio2f+0x230>
 800320c:	4a80      	ldr	r2, [pc, #512]	@ (8003410 <__ieee754_rem_pio2f+0x234>)
 800320e:	f023 030f 	bic.w	r3, r3, #15
 8003212:	dd18      	ble.n	8003246 <__ieee754_rem_pio2f+0x6a>
 8003214:	4293      	cmp	r3, r2
 8003216:	ee70 7a47 	vsub.f32	s15, s0, s14
 800321a:	bf09      	itett	eq
 800321c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8003414 <__ieee754_rem_pio2f+0x238>
 8003220:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8003418 <__ieee754_rem_pio2f+0x23c>
 8003224:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800341c <__ieee754_rem_pio2f+0x240>
 8003228:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800322c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8003230:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003234:	ed80 7a00 	vstr	s14, [r0]
 8003238:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800323c:	edc0 7a01 	vstr	s15, [r0, #4]
 8003240:	2001      	movs	r0, #1
 8003242:	b007      	add	sp, #28
 8003244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003246:	4293      	cmp	r3, r2
 8003248:	ee70 7a07 	vadd.f32	s15, s0, s14
 800324c:	bf09      	itett	eq
 800324e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8003414 <__ieee754_rem_pio2f+0x238>
 8003252:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8003418 <__ieee754_rem_pio2f+0x23c>
 8003256:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800341c <__ieee754_rem_pio2f+0x240>
 800325a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800325e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003262:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003266:	ed80 7a00 	vstr	s14, [r0]
 800326a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800326e:	edc0 7a01 	vstr	s15, [r0, #4]
 8003272:	f04f 30ff 	mov.w	r0, #4294967295
 8003276:	e7e4      	b.n	8003242 <__ieee754_rem_pio2f+0x66>
 8003278:	4b69      	ldr	r3, [pc, #420]	@ (8003420 <__ieee754_rem_pio2f+0x244>)
 800327a:	429d      	cmp	r5, r3
 800327c:	d873      	bhi.n	8003366 <__ieee754_rem_pio2f+0x18a>
 800327e:	f000 f8dd 	bl	800343c <fabsf>
 8003282:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003424 <__ieee754_rem_pio2f+0x248>
 8003286:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800328a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800328e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003296:	ee17 0a90 	vmov	r0, s15
 800329a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800340c <__ieee754_rem_pio2f+0x230>
 800329e:	eea7 0a67 	vfms.f32	s0, s14, s15
 80032a2:	281f      	cmp	r0, #31
 80032a4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8003418 <__ieee754_rem_pio2f+0x23c>
 80032a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ac:	eeb1 6a47 	vneg.f32	s12, s14
 80032b0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80032b4:	ee16 1a90 	vmov	r1, s13
 80032b8:	dc09      	bgt.n	80032ce <__ieee754_rem_pio2f+0xf2>
 80032ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003428 <__ieee754_rem_pio2f+0x24c>)
 80032bc:	1e47      	subs	r7, r0, #1
 80032be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80032c2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80032c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d107      	bne.n	80032de <__ieee754_rem_pio2f+0x102>
 80032ce:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80032d2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80032d6:	2a08      	cmp	r2, #8
 80032d8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80032dc:	dc14      	bgt.n	8003308 <__ieee754_rem_pio2f+0x12c>
 80032de:	6021      	str	r1, [r4, #0]
 80032e0:	ed94 7a00 	vldr	s14, [r4]
 80032e4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80032e8:	2e00      	cmp	r6, #0
 80032ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 80032ee:	ed84 0a01 	vstr	s0, [r4, #4]
 80032f2:	daa6      	bge.n	8003242 <__ieee754_rem_pio2f+0x66>
 80032f4:	eeb1 7a47 	vneg.f32	s14, s14
 80032f8:	eeb1 0a40 	vneg.f32	s0, s0
 80032fc:	ed84 7a00 	vstr	s14, [r4]
 8003300:	ed84 0a01 	vstr	s0, [r4, #4]
 8003304:	4240      	negs	r0, r0
 8003306:	e79c      	b.n	8003242 <__ieee754_rem_pio2f+0x66>
 8003308:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8003414 <__ieee754_rem_pio2f+0x238>
 800330c:	eef0 6a40 	vmov.f32	s13, s0
 8003310:	eee6 6a25 	vfma.f32	s13, s12, s11
 8003314:	ee70 7a66 	vsub.f32	s15, s0, s13
 8003318:	eee6 7a25 	vfma.f32	s15, s12, s11
 800331c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800341c <__ieee754_rem_pio2f+0x240>
 8003320:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8003324:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8003328:	ee15 2a90 	vmov	r2, s11
 800332c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8003330:	1a5b      	subs	r3, r3, r1
 8003332:	2b19      	cmp	r3, #25
 8003334:	dc04      	bgt.n	8003340 <__ieee754_rem_pio2f+0x164>
 8003336:	edc4 5a00 	vstr	s11, [r4]
 800333a:	eeb0 0a66 	vmov.f32	s0, s13
 800333e:	e7cf      	b.n	80032e0 <__ieee754_rem_pio2f+0x104>
 8003340:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800342c <__ieee754_rem_pio2f+0x250>
 8003344:	eeb0 0a66 	vmov.f32	s0, s13
 8003348:	eea6 0a25 	vfma.f32	s0, s12, s11
 800334c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8003350:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8003430 <__ieee754_rem_pio2f+0x254>
 8003354:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003358:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800335c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8003360:	ed84 7a00 	vstr	s14, [r4]
 8003364:	e7bc      	b.n	80032e0 <__ieee754_rem_pio2f+0x104>
 8003366:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800336a:	d306      	bcc.n	800337a <__ieee754_rem_pio2f+0x19e>
 800336c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8003370:	edc0 7a01 	vstr	s15, [r0, #4]
 8003374:	edc0 7a00 	vstr	s15, [r0]
 8003378:	e73e      	b.n	80031f8 <__ieee754_rem_pio2f+0x1c>
 800337a:	15ea      	asrs	r2, r5, #23
 800337c:	3a86      	subs	r2, #134	@ 0x86
 800337e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800338a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8003434 <__ieee754_rem_pio2f+0x258>
 800338e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003392:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003396:	ed8d 7a03 	vstr	s14, [sp, #12]
 800339a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800339e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80033a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80033a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033aa:	ed8d 7a04 	vstr	s14, [sp, #16]
 80033ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80033b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ba:	edcd 7a05 	vstr	s15, [sp, #20]
 80033be:	d11e      	bne.n	80033fe <__ieee754_rem_pio2f+0x222>
 80033c0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80033c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c8:	bf0c      	ite	eq
 80033ca:	2301      	moveq	r3, #1
 80033cc:	2302      	movne	r3, #2
 80033ce:	491a      	ldr	r1, [pc, #104]	@ (8003438 <__ieee754_rem_pio2f+0x25c>)
 80033d0:	9101      	str	r1, [sp, #4]
 80033d2:	2102      	movs	r1, #2
 80033d4:	9100      	str	r1, [sp, #0]
 80033d6:	a803      	add	r0, sp, #12
 80033d8:	4621      	mov	r1, r4
 80033da:	f000 f837 	bl	800344c <__kernel_rem_pio2f>
 80033de:	2e00      	cmp	r6, #0
 80033e0:	f6bf af2f 	bge.w	8003242 <__ieee754_rem_pio2f+0x66>
 80033e4:	edd4 7a00 	vldr	s15, [r4]
 80033e8:	eef1 7a67 	vneg.f32	s15, s15
 80033ec:	edc4 7a00 	vstr	s15, [r4]
 80033f0:	edd4 7a01 	vldr	s15, [r4, #4]
 80033f4:	eef1 7a67 	vneg.f32	s15, s15
 80033f8:	edc4 7a01 	vstr	s15, [r4, #4]
 80033fc:	e782      	b.n	8003304 <__ieee754_rem_pio2f+0x128>
 80033fe:	2303      	movs	r3, #3
 8003400:	e7e5      	b.n	80033ce <__ieee754_rem_pio2f+0x1f2>
 8003402:	bf00      	nop
 8003404:	3f490fd8 	.word	0x3f490fd8
 8003408:	4016cbe3 	.word	0x4016cbe3
 800340c:	3fc90f80 	.word	0x3fc90f80
 8003410:	3fc90fd0 	.word	0x3fc90fd0
 8003414:	37354400 	.word	0x37354400
 8003418:	37354443 	.word	0x37354443
 800341c:	2e85a308 	.word	0x2e85a308
 8003420:	43490f80 	.word	0x43490f80
 8003424:	3f22f984 	.word	0x3f22f984
 8003428:	08003b0c 	.word	0x08003b0c
 800342c:	2e85a300 	.word	0x2e85a300
 8003430:	248d3132 	.word	0x248d3132
 8003434:	43800000 	.word	0x43800000
 8003438:	08003b8c 	.word	0x08003b8c

0800343c <fabsf>:
 800343c:	ee10 3a10 	vmov	r3, s0
 8003440:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003444:	ee00 3a10 	vmov	s0, r3
 8003448:	4770      	bx	lr
	...

0800344c <__kernel_rem_pio2f>:
 800344c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003450:	ed2d 8b04 	vpush	{d8-d9}
 8003454:	b0d9      	sub	sp, #356	@ 0x164
 8003456:	4690      	mov	r8, r2
 8003458:	9001      	str	r0, [sp, #4]
 800345a:	4ab9      	ldr	r2, [pc, #740]	@ (8003740 <__kernel_rem_pio2f+0x2f4>)
 800345c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800345e:	f118 0f04 	cmn.w	r8, #4
 8003462:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8003466:	460f      	mov	r7, r1
 8003468:	f103 3bff 	add.w	fp, r3, #4294967295
 800346c:	db27      	blt.n	80034be <__kernel_rem_pio2f+0x72>
 800346e:	f1b8 0203 	subs.w	r2, r8, #3
 8003472:	bf48      	it	mi
 8003474:	f108 0204 	addmi.w	r2, r8, #4
 8003478:	10d2      	asrs	r2, r2, #3
 800347a:	1c55      	adds	r5, r2, #1
 800347c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800347e:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8003750 <__kernel_rem_pio2f+0x304>
 8003482:	00e8      	lsls	r0, r5, #3
 8003484:	eba2 060b 	sub.w	r6, r2, fp
 8003488:	9002      	str	r0, [sp, #8]
 800348a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800348e:	eb0a 0c0b 	add.w	ip, sl, fp
 8003492:	ac1c      	add	r4, sp, #112	@ 0x70
 8003494:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8003498:	2000      	movs	r0, #0
 800349a:	4560      	cmp	r0, ip
 800349c:	dd11      	ble.n	80034c2 <__kernel_rem_pio2f+0x76>
 800349e:	a91c      	add	r1, sp, #112	@ 0x70
 80034a0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80034a4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80034a8:	f04f 0c00 	mov.w	ip, #0
 80034ac:	45d4      	cmp	ip, sl
 80034ae:	dc27      	bgt.n	8003500 <__kernel_rem_pio2f+0xb4>
 80034b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80034b4:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8003750 <__kernel_rem_pio2f+0x304>
 80034b8:	4606      	mov	r6, r0
 80034ba:	2400      	movs	r4, #0
 80034bc:	e016      	b.n	80034ec <__kernel_rem_pio2f+0xa0>
 80034be:	2200      	movs	r2, #0
 80034c0:	e7db      	b.n	800347a <__kernel_rem_pio2f+0x2e>
 80034c2:	42c6      	cmn	r6, r0
 80034c4:	bf5d      	ittte	pl
 80034c6:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80034ca:	ee07 1a90 	vmovpl	s15, r1
 80034ce:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80034d2:	eef0 7a47 	vmovmi.f32	s15, s14
 80034d6:	ece4 7a01 	vstmia	r4!, {s15}
 80034da:	3001      	adds	r0, #1
 80034dc:	e7dd      	b.n	800349a <__kernel_rem_pio2f+0x4e>
 80034de:	ecfe 6a01 	vldmia	lr!, {s13}
 80034e2:	ed96 7a00 	vldr	s14, [r6]
 80034e6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80034ea:	3401      	adds	r4, #1
 80034ec:	455c      	cmp	r4, fp
 80034ee:	f1a6 0604 	sub.w	r6, r6, #4
 80034f2:	ddf4      	ble.n	80034de <__kernel_rem_pio2f+0x92>
 80034f4:	ece9 7a01 	vstmia	r9!, {s15}
 80034f8:	f10c 0c01 	add.w	ip, ip, #1
 80034fc:	3004      	adds	r0, #4
 80034fe:	e7d5      	b.n	80034ac <__kernel_rem_pio2f+0x60>
 8003500:	a908      	add	r1, sp, #32
 8003502:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003506:	9104      	str	r1, [sp, #16]
 8003508:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800350a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800374c <__kernel_rem_pio2f+0x300>
 800350e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8003748 <__kernel_rem_pio2f+0x2fc>
 8003512:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003516:	9203      	str	r2, [sp, #12]
 8003518:	4654      	mov	r4, sl
 800351a:	00a2      	lsls	r2, r4, #2
 800351c:	9205      	str	r2, [sp, #20]
 800351e:	aa58      	add	r2, sp, #352	@ 0x160
 8003520:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003524:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8003528:	a944      	add	r1, sp, #272	@ 0x110
 800352a:	aa08      	add	r2, sp, #32
 800352c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8003530:	4694      	mov	ip, r2
 8003532:	4626      	mov	r6, r4
 8003534:	2e00      	cmp	r6, #0
 8003536:	f1a0 0004 	sub.w	r0, r0, #4
 800353a:	dc4c      	bgt.n	80035d6 <__kernel_rem_pio2f+0x18a>
 800353c:	4628      	mov	r0, r5
 800353e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003542:	f000 f9f5 	bl	8003930 <scalbnf>
 8003546:	eeb0 8a40 	vmov.f32	s16, s0
 800354a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800354e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8003552:	f000 fa53 	bl	80039fc <floorf>
 8003556:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800355a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800355e:	2d00      	cmp	r5, #0
 8003560:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003564:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8003568:	ee17 9a90 	vmov	r9, s15
 800356c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003570:	ee38 8a67 	vsub.f32	s16, s16, s15
 8003574:	dd41      	ble.n	80035fa <__kernel_rem_pio2f+0x1ae>
 8003576:	f104 3cff 	add.w	ip, r4, #4294967295
 800357a:	a908      	add	r1, sp, #32
 800357c:	f1c5 0e08 	rsb	lr, r5, #8
 8003580:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8003584:	fa46 f00e 	asr.w	r0, r6, lr
 8003588:	4481      	add	r9, r0
 800358a:	fa00 f00e 	lsl.w	r0, r0, lr
 800358e:	1a36      	subs	r6, r6, r0
 8003590:	f1c5 0007 	rsb	r0, r5, #7
 8003594:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8003598:	4106      	asrs	r6, r0
 800359a:	2e00      	cmp	r6, #0
 800359c:	dd3c      	ble.n	8003618 <__kernel_rem_pio2f+0x1cc>
 800359e:	f04f 0e00 	mov.w	lr, #0
 80035a2:	f109 0901 	add.w	r9, r9, #1
 80035a6:	4670      	mov	r0, lr
 80035a8:	4574      	cmp	r4, lr
 80035aa:	dc68      	bgt.n	800367e <__kernel_rem_pio2f+0x232>
 80035ac:	2d00      	cmp	r5, #0
 80035ae:	dd03      	ble.n	80035b8 <__kernel_rem_pio2f+0x16c>
 80035b0:	2d01      	cmp	r5, #1
 80035b2:	d074      	beq.n	800369e <__kernel_rem_pio2f+0x252>
 80035b4:	2d02      	cmp	r5, #2
 80035b6:	d07d      	beq.n	80036b4 <__kernel_rem_pio2f+0x268>
 80035b8:	2e02      	cmp	r6, #2
 80035ba:	d12d      	bne.n	8003618 <__kernel_rem_pio2f+0x1cc>
 80035bc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80035c0:	ee30 8a48 	vsub.f32	s16, s0, s16
 80035c4:	b340      	cbz	r0, 8003618 <__kernel_rem_pio2f+0x1cc>
 80035c6:	4628      	mov	r0, r5
 80035c8:	9306      	str	r3, [sp, #24]
 80035ca:	f000 f9b1 	bl	8003930 <scalbnf>
 80035ce:	9b06      	ldr	r3, [sp, #24]
 80035d0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80035d4:	e020      	b.n	8003618 <__kernel_rem_pio2f+0x1cc>
 80035d6:	ee60 7a28 	vmul.f32	s15, s0, s17
 80035da:	3e01      	subs	r6, #1
 80035dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035e4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80035e8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80035ec:	ecac 0a01 	vstmia	ip!, {s0}
 80035f0:	ed90 0a00 	vldr	s0, [r0]
 80035f4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80035f8:	e79c      	b.n	8003534 <__kernel_rem_pio2f+0xe8>
 80035fa:	d105      	bne.n	8003608 <__kernel_rem_pio2f+0x1bc>
 80035fc:	1e60      	subs	r0, r4, #1
 80035fe:	a908      	add	r1, sp, #32
 8003600:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8003604:	11f6      	asrs	r6, r6, #7
 8003606:	e7c8      	b.n	800359a <__kernel_rem_pio2f+0x14e>
 8003608:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800360c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003614:	da31      	bge.n	800367a <__kernel_rem_pio2f+0x22e>
 8003616:	2600      	movs	r6, #0
 8003618:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800361c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003620:	f040 8098 	bne.w	8003754 <__kernel_rem_pio2f+0x308>
 8003624:	1e60      	subs	r0, r4, #1
 8003626:	2200      	movs	r2, #0
 8003628:	4550      	cmp	r0, sl
 800362a:	da4b      	bge.n	80036c4 <__kernel_rem_pio2f+0x278>
 800362c:	2a00      	cmp	r2, #0
 800362e:	d065      	beq.n	80036fc <__kernel_rem_pio2f+0x2b0>
 8003630:	3c01      	subs	r4, #1
 8003632:	ab08      	add	r3, sp, #32
 8003634:	3d08      	subs	r5, #8
 8003636:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0f8      	beq.n	8003630 <__kernel_rem_pio2f+0x1e4>
 800363e:	4628      	mov	r0, r5
 8003640:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003644:	f000 f974 	bl	8003930 <scalbnf>
 8003648:	1c63      	adds	r3, r4, #1
 800364a:	aa44      	add	r2, sp, #272	@ 0x110
 800364c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800374c <__kernel_rem_pio2f+0x300>
 8003650:	0099      	lsls	r1, r3, #2
 8003652:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8003656:	4623      	mov	r3, r4
 8003658:	2b00      	cmp	r3, #0
 800365a:	f280 80a9 	bge.w	80037b0 <__kernel_rem_pio2f+0x364>
 800365e:	4623      	mov	r3, r4
 8003660:	2b00      	cmp	r3, #0
 8003662:	f2c0 80c7 	blt.w	80037f4 <__kernel_rem_pio2f+0x3a8>
 8003666:	aa44      	add	r2, sp, #272	@ 0x110
 8003668:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800366c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8003744 <__kernel_rem_pio2f+0x2f8>
 8003670:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8003750 <__kernel_rem_pio2f+0x304>
 8003674:	2000      	movs	r0, #0
 8003676:	1ae2      	subs	r2, r4, r3
 8003678:	e0b1      	b.n	80037de <__kernel_rem_pio2f+0x392>
 800367a:	2602      	movs	r6, #2
 800367c:	e78f      	b.n	800359e <__kernel_rem_pio2f+0x152>
 800367e:	f852 1b04 	ldr.w	r1, [r2], #4
 8003682:	b948      	cbnz	r0, 8003698 <__kernel_rem_pio2f+0x24c>
 8003684:	b121      	cbz	r1, 8003690 <__kernel_rem_pio2f+0x244>
 8003686:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800368a:	f842 1c04 	str.w	r1, [r2, #-4]
 800368e:	2101      	movs	r1, #1
 8003690:	f10e 0e01 	add.w	lr, lr, #1
 8003694:	4608      	mov	r0, r1
 8003696:	e787      	b.n	80035a8 <__kernel_rem_pio2f+0x15c>
 8003698:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800369c:	e7f5      	b.n	800368a <__kernel_rem_pio2f+0x23e>
 800369e:	f104 3cff 	add.w	ip, r4, #4294967295
 80036a2:	aa08      	add	r2, sp, #32
 80036a4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80036a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036ac:	a908      	add	r1, sp, #32
 80036ae:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80036b2:	e781      	b.n	80035b8 <__kernel_rem_pio2f+0x16c>
 80036b4:	f104 3cff 	add.w	ip, r4, #4294967295
 80036b8:	aa08      	add	r2, sp, #32
 80036ba:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80036be:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80036c2:	e7f3      	b.n	80036ac <__kernel_rem_pio2f+0x260>
 80036c4:	a908      	add	r1, sp, #32
 80036c6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80036ca:	3801      	subs	r0, #1
 80036cc:	430a      	orrs	r2, r1
 80036ce:	e7ab      	b.n	8003628 <__kernel_rem_pio2f+0x1dc>
 80036d0:	3201      	adds	r2, #1
 80036d2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80036d6:	2e00      	cmp	r6, #0
 80036d8:	d0fa      	beq.n	80036d0 <__kernel_rem_pio2f+0x284>
 80036da:	9905      	ldr	r1, [sp, #20]
 80036dc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80036e0:	eb0d 0001 	add.w	r0, sp, r1
 80036e4:	18e6      	adds	r6, r4, r3
 80036e6:	a91c      	add	r1, sp, #112	@ 0x70
 80036e8:	f104 0c01 	add.w	ip, r4, #1
 80036ec:	384c      	subs	r0, #76	@ 0x4c
 80036ee:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80036f2:	4422      	add	r2, r4
 80036f4:	4562      	cmp	r2, ip
 80036f6:	da04      	bge.n	8003702 <__kernel_rem_pio2f+0x2b6>
 80036f8:	4614      	mov	r4, r2
 80036fa:	e70e      	b.n	800351a <__kernel_rem_pio2f+0xce>
 80036fc:	9804      	ldr	r0, [sp, #16]
 80036fe:	2201      	movs	r2, #1
 8003700:	e7e7      	b.n	80036d2 <__kernel_rem_pio2f+0x286>
 8003702:	9903      	ldr	r1, [sp, #12]
 8003704:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003708:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800370c:	9105      	str	r1, [sp, #20]
 800370e:	ee07 1a90 	vmov	s15, r1
 8003712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003716:	2400      	movs	r4, #0
 8003718:	ece6 7a01 	vstmia	r6!, {s15}
 800371c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8003750 <__kernel_rem_pio2f+0x304>
 8003720:	46b1      	mov	r9, r6
 8003722:	455c      	cmp	r4, fp
 8003724:	dd04      	ble.n	8003730 <__kernel_rem_pio2f+0x2e4>
 8003726:	ece0 7a01 	vstmia	r0!, {s15}
 800372a:	f10c 0c01 	add.w	ip, ip, #1
 800372e:	e7e1      	b.n	80036f4 <__kernel_rem_pio2f+0x2a8>
 8003730:	ecfe 6a01 	vldmia	lr!, {s13}
 8003734:	ed39 7a01 	vldmdb	r9!, {s14}
 8003738:	3401      	adds	r4, #1
 800373a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800373e:	e7f0      	b.n	8003722 <__kernel_rem_pio2f+0x2d6>
 8003740:	08003ed0 	.word	0x08003ed0
 8003744:	08003ea4 	.word	0x08003ea4
 8003748:	43800000 	.word	0x43800000
 800374c:	3b800000 	.word	0x3b800000
 8003750:	00000000 	.word	0x00000000
 8003754:	9b02      	ldr	r3, [sp, #8]
 8003756:	eeb0 0a48 	vmov.f32	s0, s16
 800375a:	eba3 0008 	sub.w	r0, r3, r8
 800375e:	f000 f8e7 	bl	8003930 <scalbnf>
 8003762:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8003748 <__kernel_rem_pio2f+0x2fc>
 8003766:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800376a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800376e:	db19      	blt.n	80037a4 <__kernel_rem_pio2f+0x358>
 8003770:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800374c <__kernel_rem_pio2f+0x300>
 8003774:	ee60 7a27 	vmul.f32	s15, s0, s15
 8003778:	aa08      	add	r2, sp, #32
 800377a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800377e:	3508      	adds	r5, #8
 8003780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003784:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8003788:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800378c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003790:	ee10 3a10 	vmov	r3, s0
 8003794:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003798:	ee17 3a90 	vmov	r3, s15
 800379c:	3401      	adds	r4, #1
 800379e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80037a2:	e74c      	b.n	800363e <__kernel_rem_pio2f+0x1f2>
 80037a4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80037a8:	aa08      	add	r2, sp, #32
 80037aa:	ee10 3a10 	vmov	r3, s0
 80037ae:	e7f6      	b.n	800379e <__kernel_rem_pio2f+0x352>
 80037b0:	a808      	add	r0, sp, #32
 80037b2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80037b6:	9001      	str	r0, [sp, #4]
 80037b8:	ee07 0a90 	vmov	s15, r0
 80037bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037c0:	3b01      	subs	r3, #1
 80037c2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80037c6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80037ca:	ed62 7a01 	vstmdb	r2!, {s15}
 80037ce:	e743      	b.n	8003658 <__kernel_rem_pio2f+0x20c>
 80037d0:	ecfc 6a01 	vldmia	ip!, {s13}
 80037d4:	ecb5 7a01 	vldmia	r5!, {s14}
 80037d8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80037dc:	3001      	adds	r0, #1
 80037de:	4550      	cmp	r0, sl
 80037e0:	dc01      	bgt.n	80037e6 <__kernel_rem_pio2f+0x39a>
 80037e2:	4282      	cmp	r2, r0
 80037e4:	daf4      	bge.n	80037d0 <__kernel_rem_pio2f+0x384>
 80037e6:	a858      	add	r0, sp, #352	@ 0x160
 80037e8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80037ec:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80037f0:	3b01      	subs	r3, #1
 80037f2:	e735      	b.n	8003660 <__kernel_rem_pio2f+0x214>
 80037f4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	dc09      	bgt.n	800380e <__kernel_rem_pio2f+0x3c2>
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	dc2b      	bgt.n	8003856 <__kernel_rem_pio2f+0x40a>
 80037fe:	d044      	beq.n	800388a <__kernel_rem_pio2f+0x43e>
 8003800:	f009 0007 	and.w	r0, r9, #7
 8003804:	b059      	add	sp, #356	@ 0x164
 8003806:	ecbd 8b04 	vpop	{d8-d9}
 800380a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800380e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8003810:	2b03      	cmp	r3, #3
 8003812:	d1f5      	bne.n	8003800 <__kernel_rem_pio2f+0x3b4>
 8003814:	aa30      	add	r2, sp, #192	@ 0xc0
 8003816:	1f0b      	subs	r3, r1, #4
 8003818:	4413      	add	r3, r2
 800381a:	461a      	mov	r2, r3
 800381c:	4620      	mov	r0, r4
 800381e:	2800      	cmp	r0, #0
 8003820:	f1a2 0204 	sub.w	r2, r2, #4
 8003824:	dc52      	bgt.n	80038cc <__kernel_rem_pio2f+0x480>
 8003826:	4622      	mov	r2, r4
 8003828:	2a01      	cmp	r2, #1
 800382a:	f1a3 0304 	sub.w	r3, r3, #4
 800382e:	dc5d      	bgt.n	80038ec <__kernel_rem_pio2f+0x4a0>
 8003830:	ab30      	add	r3, sp, #192	@ 0xc0
 8003832:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8003750 <__kernel_rem_pio2f+0x304>
 8003836:	440b      	add	r3, r1
 8003838:	2c01      	cmp	r4, #1
 800383a:	dc67      	bgt.n	800390c <__kernel_rem_pio2f+0x4c0>
 800383c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8003840:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8003844:	2e00      	cmp	r6, #0
 8003846:	d167      	bne.n	8003918 <__kernel_rem_pio2f+0x4cc>
 8003848:	edc7 6a00 	vstr	s13, [r7]
 800384c:	ed87 7a01 	vstr	s14, [r7, #4]
 8003850:	edc7 7a02 	vstr	s15, [r7, #8]
 8003854:	e7d4      	b.n	8003800 <__kernel_rem_pio2f+0x3b4>
 8003856:	ab30      	add	r3, sp, #192	@ 0xc0
 8003858:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8003750 <__kernel_rem_pio2f+0x304>
 800385c:	440b      	add	r3, r1
 800385e:	4622      	mov	r2, r4
 8003860:	2a00      	cmp	r2, #0
 8003862:	da24      	bge.n	80038ae <__kernel_rem_pio2f+0x462>
 8003864:	b34e      	cbz	r6, 80038ba <__kernel_rem_pio2f+0x46e>
 8003866:	eef1 7a47 	vneg.f32	s15, s14
 800386a:	edc7 7a00 	vstr	s15, [r7]
 800386e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8003872:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003876:	aa31      	add	r2, sp, #196	@ 0xc4
 8003878:	2301      	movs	r3, #1
 800387a:	429c      	cmp	r4, r3
 800387c:	da20      	bge.n	80038c0 <__kernel_rem_pio2f+0x474>
 800387e:	b10e      	cbz	r6, 8003884 <__kernel_rem_pio2f+0x438>
 8003880:	eef1 7a67 	vneg.f32	s15, s15
 8003884:	edc7 7a01 	vstr	s15, [r7, #4]
 8003888:	e7ba      	b.n	8003800 <__kernel_rem_pio2f+0x3b4>
 800388a:	ab30      	add	r3, sp, #192	@ 0xc0
 800388c:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8003750 <__kernel_rem_pio2f+0x304>
 8003890:	440b      	add	r3, r1
 8003892:	2c00      	cmp	r4, #0
 8003894:	da05      	bge.n	80038a2 <__kernel_rem_pio2f+0x456>
 8003896:	b10e      	cbz	r6, 800389c <__kernel_rem_pio2f+0x450>
 8003898:	eef1 7a67 	vneg.f32	s15, s15
 800389c:	edc7 7a00 	vstr	s15, [r7]
 80038a0:	e7ae      	b.n	8003800 <__kernel_rem_pio2f+0x3b4>
 80038a2:	ed33 7a01 	vldmdb	r3!, {s14}
 80038a6:	3c01      	subs	r4, #1
 80038a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038ac:	e7f1      	b.n	8003892 <__kernel_rem_pio2f+0x446>
 80038ae:	ed73 7a01 	vldmdb	r3!, {s15}
 80038b2:	3a01      	subs	r2, #1
 80038b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038b8:	e7d2      	b.n	8003860 <__kernel_rem_pio2f+0x414>
 80038ba:	eef0 7a47 	vmov.f32	s15, s14
 80038be:	e7d4      	b.n	800386a <__kernel_rem_pio2f+0x41e>
 80038c0:	ecb2 7a01 	vldmia	r2!, {s14}
 80038c4:	3301      	adds	r3, #1
 80038c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038ca:	e7d6      	b.n	800387a <__kernel_rem_pio2f+0x42e>
 80038cc:	edd2 7a00 	vldr	s15, [r2]
 80038d0:	edd2 6a01 	vldr	s13, [r2, #4]
 80038d4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80038d8:	3801      	subs	r0, #1
 80038da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038de:	ed82 7a00 	vstr	s14, [r2]
 80038e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038e6:	edc2 7a01 	vstr	s15, [r2, #4]
 80038ea:	e798      	b.n	800381e <__kernel_rem_pio2f+0x3d2>
 80038ec:	edd3 7a00 	vldr	s15, [r3]
 80038f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80038f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80038f8:	3a01      	subs	r2, #1
 80038fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038fe:	ed83 7a00 	vstr	s14, [r3]
 8003902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003906:	edc3 7a01 	vstr	s15, [r3, #4]
 800390a:	e78d      	b.n	8003828 <__kernel_rem_pio2f+0x3dc>
 800390c:	ed33 7a01 	vldmdb	r3!, {s14}
 8003910:	3c01      	subs	r4, #1
 8003912:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003916:	e78f      	b.n	8003838 <__kernel_rem_pio2f+0x3ec>
 8003918:	eef1 6a66 	vneg.f32	s13, s13
 800391c:	eeb1 7a47 	vneg.f32	s14, s14
 8003920:	edc7 6a00 	vstr	s13, [r7]
 8003924:	ed87 7a01 	vstr	s14, [r7, #4]
 8003928:	eef1 7a67 	vneg.f32	s15, s15
 800392c:	e790      	b.n	8003850 <__kernel_rem_pio2f+0x404>
 800392e:	bf00      	nop

08003930 <scalbnf>:
 8003930:	ee10 3a10 	vmov	r3, s0
 8003934:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8003938:	d02b      	beq.n	8003992 <scalbnf+0x62>
 800393a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800393e:	d302      	bcc.n	8003946 <scalbnf+0x16>
 8003940:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003944:	4770      	bx	lr
 8003946:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800394a:	d123      	bne.n	8003994 <scalbnf+0x64>
 800394c:	4b24      	ldr	r3, [pc, #144]	@ (80039e0 <scalbnf+0xb0>)
 800394e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80039e4 <scalbnf+0xb4>
 8003952:	4298      	cmp	r0, r3
 8003954:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003958:	db17      	blt.n	800398a <scalbnf+0x5a>
 800395a:	ee10 3a10 	vmov	r3, s0
 800395e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003962:	3a19      	subs	r2, #25
 8003964:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003968:	4288      	cmp	r0, r1
 800396a:	dd15      	ble.n	8003998 <scalbnf+0x68>
 800396c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80039e8 <scalbnf+0xb8>
 8003970:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80039ec <scalbnf+0xbc>
 8003974:	ee10 3a10 	vmov	r3, s0
 8003978:	eeb0 7a67 	vmov.f32	s14, s15
 800397c:	2b00      	cmp	r3, #0
 800397e:	bfb8      	it	lt
 8003980:	eef0 7a66 	vmovlt.f32	s15, s13
 8003984:	ee27 0a87 	vmul.f32	s0, s15, s14
 8003988:	4770      	bx	lr
 800398a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80039f0 <scalbnf+0xc0>
 800398e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003992:	4770      	bx	lr
 8003994:	0dd2      	lsrs	r2, r2, #23
 8003996:	e7e5      	b.n	8003964 <scalbnf+0x34>
 8003998:	4410      	add	r0, r2
 800399a:	28fe      	cmp	r0, #254	@ 0xfe
 800399c:	dce6      	bgt.n	800396c <scalbnf+0x3c>
 800399e:	2800      	cmp	r0, #0
 80039a0:	dd06      	ble.n	80039b0 <scalbnf+0x80>
 80039a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80039a6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80039aa:	ee00 3a10 	vmov	s0, r3
 80039ae:	4770      	bx	lr
 80039b0:	f110 0f16 	cmn.w	r0, #22
 80039b4:	da09      	bge.n	80039ca <scalbnf+0x9a>
 80039b6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80039f0 <scalbnf+0xc0>
 80039ba:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80039f4 <scalbnf+0xc4>
 80039be:	ee10 3a10 	vmov	r3, s0
 80039c2:	eeb0 7a67 	vmov.f32	s14, s15
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	e7d9      	b.n	800397e <scalbnf+0x4e>
 80039ca:	3019      	adds	r0, #25
 80039cc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80039d0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80039d4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80039f8 <scalbnf+0xc8>
 80039d8:	ee07 3a90 	vmov	s15, r3
 80039dc:	e7d7      	b.n	800398e <scalbnf+0x5e>
 80039de:	bf00      	nop
 80039e0:	ffff3cb0 	.word	0xffff3cb0
 80039e4:	4c000000 	.word	0x4c000000
 80039e8:	7149f2ca 	.word	0x7149f2ca
 80039ec:	f149f2ca 	.word	0xf149f2ca
 80039f0:	0da24260 	.word	0x0da24260
 80039f4:	8da24260 	.word	0x8da24260
 80039f8:	33000000 	.word	0x33000000

080039fc <floorf>:
 80039fc:	ee10 3a10 	vmov	r3, s0
 8003a00:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003a04:	3a7f      	subs	r2, #127	@ 0x7f
 8003a06:	2a16      	cmp	r2, #22
 8003a08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003a0c:	dc2b      	bgt.n	8003a66 <floorf+0x6a>
 8003a0e:	2a00      	cmp	r2, #0
 8003a10:	da12      	bge.n	8003a38 <floorf+0x3c>
 8003a12:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003a78 <floorf+0x7c>
 8003a16:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003a1a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a22:	dd06      	ble.n	8003a32 <floorf+0x36>
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	da24      	bge.n	8003a72 <floorf+0x76>
 8003a28:	2900      	cmp	r1, #0
 8003a2a:	4b14      	ldr	r3, [pc, #80]	@ (8003a7c <floorf+0x80>)
 8003a2c:	bf08      	it	eq
 8003a2e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8003a32:	ee00 3a10 	vmov	s0, r3
 8003a36:	4770      	bx	lr
 8003a38:	4911      	ldr	r1, [pc, #68]	@ (8003a80 <floorf+0x84>)
 8003a3a:	4111      	asrs	r1, r2
 8003a3c:	420b      	tst	r3, r1
 8003a3e:	d0fa      	beq.n	8003a36 <floorf+0x3a>
 8003a40:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8003a78 <floorf+0x7c>
 8003a44:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003a48:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a50:	ddef      	ble.n	8003a32 <floorf+0x36>
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	bfbe      	ittt	lt
 8003a56:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8003a5a:	fa40 f202 	asrlt.w	r2, r0, r2
 8003a5e:	189b      	addlt	r3, r3, r2
 8003a60:	ea23 0301 	bic.w	r3, r3, r1
 8003a64:	e7e5      	b.n	8003a32 <floorf+0x36>
 8003a66:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8003a6a:	d3e4      	bcc.n	8003a36 <floorf+0x3a>
 8003a6c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003a70:	4770      	bx	lr
 8003a72:	2300      	movs	r3, #0
 8003a74:	e7dd      	b.n	8003a32 <floorf+0x36>
 8003a76:	bf00      	nop
 8003a78:	7149f2ca 	.word	0x7149f2ca
 8003a7c:	bf800000 	.word	0xbf800000
 8003a80:	007fffff 	.word	0x007fffff

08003a84 <memset>:
 8003a84:	4402      	add	r2, r0
 8003a86:	4603      	mov	r3, r0
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d100      	bne.n	8003a8e <memset+0xa>
 8003a8c:	4770      	bx	lr
 8003a8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a92:	e7f9      	b.n	8003a88 <memset+0x4>

08003a94 <__libc_init_array>:
 8003a94:	b570      	push	{r4, r5, r6, lr}
 8003a96:	4d0d      	ldr	r5, [pc, #52]	@ (8003acc <__libc_init_array+0x38>)
 8003a98:	4c0d      	ldr	r4, [pc, #52]	@ (8003ad0 <__libc_init_array+0x3c>)
 8003a9a:	1b64      	subs	r4, r4, r5
 8003a9c:	10a4      	asrs	r4, r4, #2
 8003a9e:	2600      	movs	r6, #0
 8003aa0:	42a6      	cmp	r6, r4
 8003aa2:	d109      	bne.n	8003ab8 <__libc_init_array+0x24>
 8003aa4:	4d0b      	ldr	r5, [pc, #44]	@ (8003ad4 <__libc_init_array+0x40>)
 8003aa6:	4c0c      	ldr	r4, [pc, #48]	@ (8003ad8 <__libc_init_array+0x44>)
 8003aa8:	f000 f818 	bl	8003adc <_init>
 8003aac:	1b64      	subs	r4, r4, r5
 8003aae:	10a4      	asrs	r4, r4, #2
 8003ab0:	2600      	movs	r6, #0
 8003ab2:	42a6      	cmp	r6, r4
 8003ab4:	d105      	bne.n	8003ac2 <__libc_init_array+0x2e>
 8003ab6:	bd70      	pop	{r4, r5, r6, pc}
 8003ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003abc:	4798      	blx	r3
 8003abe:	3601      	adds	r6, #1
 8003ac0:	e7ee      	b.n	8003aa0 <__libc_init_array+0xc>
 8003ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ac6:	4798      	blx	r3
 8003ac8:	3601      	adds	r6, #1
 8003aca:	e7f2      	b.n	8003ab2 <__libc_init_array+0x1e>
 8003acc:	08003ee4 	.word	0x08003ee4
 8003ad0:	08003ee4 	.word	0x08003ee4
 8003ad4:	08003ee4 	.word	0x08003ee4
 8003ad8:	08003ee8 	.word	0x08003ee8

08003adc <_init>:
 8003adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ade:	bf00      	nop
 8003ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ae2:	bc08      	pop	{r3}
 8003ae4:	469e      	mov	lr, r3
 8003ae6:	4770      	bx	lr

08003ae8 <_fini>:
 8003ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aea:	bf00      	nop
 8003aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aee:	bc08      	pop	{r3}
 8003af0:	469e      	mov	lr, r3
 8003af2:	4770      	bx	lr
