

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 14:23:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_FeedForward
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65540|    65540|  0.218 ms|  0.218 ms|  65540|  65540|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop16_loop17  |    65538|    65538|         4|          1|          1|  65536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      144|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       90|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       90|      225|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln187_1_fu_108_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln187_fu_120_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln188_fu_170_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln191_fu_164_p2        |         +|   0|  0|  23|          16|          16|
    |ap_condition_104           |       and|   0|  0|   2|           1|           1|
    |icmp_ln187_fu_102_p2       |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln188_fu_126_p2       |      icmp|   0|  0|  16|           8|           9|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln187_1_fu_140_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln187_fu_132_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 144|          81|          61|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_v72_load             |   9|          2|   10|         20|
    |ap_sig_allocacmp_v73_load             |   9|          2|    8|         16|
    |indvar_flatten_fu_60                  |   9|          2|   17|         34|
    |v72_fu_56                             |   9|          2|   10|         20|
    |v73_fu_52                             |   9|          2|    8|         16|
    |v87_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   73|        146|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln191_reg_220                 |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_60              |  17|   0|   17|          0|
    |v72_fu_56                         |  10|   0|   10|          0|
    |v73_fu_52                         |   8|   0|    8|          0|
    |v74_reg_230                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  90|   0|   90|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v87_din             |  out|   32|     ap_fifo|           v87|       pointer|
|v87_num_data_valid  |   in|   17|     ap_fifo|           v87|       pointer|
|v87_fifo_cap        |   in|   17|     ap_fifo|           v87|       pointer|
|v87_full_n          |   in|    1|     ap_fifo|           v87|       pointer|
|v87_write           |  out|    1|     ap_fifo|           v87|       pointer|
|v75_address0        |  out|   16|   ap_memory|           v75|         array|
|v75_ce0             |  out|    1|   ap_memory|           v75|         array|
|v75_q0              |   in|   32|   ap_memory|           v75|         array|
+--------------------+-----+-----+------------+--------------+--------------+

