##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_IntClock
		4.2::Critical Path Report for Tone_D_CLK
		4.3::Critical Path Report for Tone_F_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
		5.2::Critical Path Report for (CapSense_IntClock(fixed-function):R vs. CapSense_IntClock:R)
		5.3::Critical Path Report for (Tone_F_CLK:R vs. Tone_F_CLK:R)
		5.4::Critical Path Report for (Tone_D_CLK:R vs. Tone_D_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CapSense_IntClock                  | Frequency: 59.66 MHz  | Target: 12.00 MHz  | 
Clock: CapSense_IntClock(fixed-function)  | N/A                   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                              | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                              | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_CLK                            | N/A                   | Target: 0.51 MHz   | 
Clock: PWM_CLK(fixed-function)            | N/A                   | Target: 0.51 MHz   | 
Clock: Tone_D_CLK                         | Frequency: 52.50 MHz  | Target: 0.00 MHz   | 
Clock: Tone_F_CLK                         | Frequency: 63.63 MHz  | Target: 0.04 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_IntClock                  CapSense_IntClock  83333.3          66572       N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock(fixed-function)  CapSense_IntClock  83333.3          72843       N/A              N/A         N/A              N/A         N/A              N/A         
Tone_D_CLK                         Tone_D_CLK         5e+008           499980952   N/A              N/A         N/A              N/A         N/A              N/A         
Tone_F_CLK                         Tone_F_CLK         2.5e+007         24984283    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase           
------------  ------------  -------------------------  
Motor(0)_PAD  25633         PWM_CLK(fixed-function):R  
Tone(0)_PAD   23976         Tone_F_CLK:R               


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 59.66 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_1     macrocell2      2810   5030  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   8380  66572  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2322  10702  66572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Tone_D_CLK
****************************************
Clock: Tone_D_CLK
Frequency: 52.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499980952p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/main_1          macrocell11     2347   3557  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6907  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2781   9688  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  14818  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  14818  499980952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Tone_F_CLK
****************************************
Clock: Tone_F_CLK
Frequency: 63.63 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984283p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2857   6357  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11487  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11487  24984283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_1     macrocell2      2810   5030  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   8380  66572  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2322  10702  66572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CapSense_IntClock(fixed-function):R vs. CapSense_IntClock:R)
*******************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:FF:Prescaler\/cmp
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 72843p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (CapSense_IntClock(fixed-function):R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:FF:Prescaler\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:FF:Prescaler\/cmp       timercell     1000   1000  72843  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0  macrocell18   5981   6981  72843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell18         0      0  RISE       1


5.3::Critical Path Report for (Tone_F_CLK:R vs. Tone_F_CLK:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984283p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2857   6357  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11487  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11487  24984283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Tone_D_CLK:R vs. Tone_D_CLK:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499980952p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/main_1          macrocell11     2347   3557  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6907  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2781   9688  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  14818  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  14818  499980952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_1     macrocell2      2810   5030  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   8380  66572  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2322  10702  66572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66578p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell1      2810   5030  66578  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8380  66578  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2315  10695  66578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 66584p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10689
-------------------------------------   ----- 
End-of-path arrival time (ps)           10689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_2      macrocell4      2810   5030  66584  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8380  66584  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2309  10689  66584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66589p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10685
-------------------------------------   ----- 
End-of-path arrival time (ps)           10685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_1     macrocell3      2802   5022  66589  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350   8372  66589  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2312  10685  66589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 66606p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell5      2802   5022  66606  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   8372  66606  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2296  10668  66606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 66609p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_2      macrocell6      2802   5022  66609  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350   8372  66609  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2292  10664  66609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 67230p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     80313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell22     1250   1250  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4873   6123  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell3   6960  13083  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell4      0  13083  67230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 67870p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77443

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell22     1250   1250  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4873   6123  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell3   3450   9573  67870  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell4      0   9573  67870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 69080p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell22     1250   1250  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4873   6123  69080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 69682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell22     1250   1250  67230  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell4   4271   5521  69682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 71244p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell17     1250   1250  69422  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell4   2709   3959  71244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 71272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell17     1250   1250  69422  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2681   3931  71272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:FF:Prescaler\/cmp
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 72843p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (CapSense_IntClock(fixed-function):R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:FF:Prescaler\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:FF:Prescaler\/cmp       timercell     1000   1000  72843  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0  macrocell18   5981   6981  72843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 73496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell21   1250   1250  73496  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell16   5078   6328  73496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 73713p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  73713  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell14   4060   6110  73713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 73810p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell15   1250   1250  73810  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell16   4763   6013  73810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 73917p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  66572  RISE       1
\CapSense:Net_1603\/main_1                   macrocell13     3687   5907  73917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 73917p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  66572  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell15     3687   5907  73917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 74069p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell21   1250   1250  73496  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell14   4505   5755  74069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74150p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  66671  RISE       1
\CapSense:Net_1603\/main_0                   macrocell13     3383   5673  74150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74150p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  66671  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1      macrocell15     3383   5673  74150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 74311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell22   1250   1250  67230  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell20   4262   5512  74311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 74311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell22   1250   1250  67230  RISE       1
\CapSense:mrst\/main_2             macrocell21   4262   5512  74311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell22   1250   1250  67230  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell22   4262   5512  74311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 74555p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  73713  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      4628   6678  74555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74734p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell14   1250   1250  67216  RISE       1
\CapSense:Net_1603\/main_3          macrocell13   3840   5090  74734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74734p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell14   1250   1250  67216  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell15   3840   5090  74734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 74755p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell15   1250   1250  73810  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell14   3818   5068  74755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 74815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell18   1250   1250  74815  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell19   3758   5008  74815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell20   1250   1250  74990  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell16   3583   4833  74990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75057p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell16   1250   1250  67441  RISE       1
\CapSense:Net_1603\/main_5          macrocell13   3516   4766  75057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75057p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell16   1250   1250  67441  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell15   3516   4766  75057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 75063p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     76603

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell4   1540   1540  73213  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell3      0   1540  75063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 75207p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell18   1250   1250  74815  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell17   3366   4616  75207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75269p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell13   1250   1250  75269  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell14   3304   4554  75269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75290p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell13   1250   1250  75269  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell16   3284   4534  75290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75322p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  75322  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell16    3292   4502  75322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75438p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell14   1250   1250  67216  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell16   3136   4386  75438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75452p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell14   1250   1250  67216  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell14   3122   4372  75452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  73713  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell15   2263   4313  75510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell16   1250   1250  67441  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell14   2916   4166  75657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell16   1250   1250  67441  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell16   2910   4160  75663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell21   1250   1250  73496  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell20   2691   3941  75882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell21   1250   1250  73496  RISE       1
\CapSense:mrst\/main_0  macrocell21   2691   3941  75882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 75882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell21   1250   1250  73496  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell22   2691   3941  75882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75891p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell20   1250   1250  74990  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell20   2682   3932  75891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75891p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell20   1250   1250  74990  RISE       1
\CapSense:mrst\/main_3          macrocell21   2682   3932  75891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 75891p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell20   1250   1250  74990  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell22   2682   3932  75891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75896p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell20   1250   1250  74990  RISE       1
\CapSense:Net_1603\/main_8      macrocell13   2678   3928  75896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75899p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell21   1250   1250  73496  RISE       1
\CapSense:Net_1603\/main_2  macrocell13   2674   3924  75899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75899p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell21   1250   1250  73496  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3  macrocell15   2674   3924  75899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 76068p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  75322  RISE       1
\CapSense:Net_1603\/main_7                      macrocell13    2545   3755  76068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell15   1250   1250  73810  RISE       1
\CapSense:Net_1603\/main_4          macrocell13   2248   3498  76325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell15   1250   1250  73810  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell15   2248   3498  76325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  76332  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell20    2281   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  76332  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell22    2281   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 76346p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell13   1250   1250  75269  RISE       1
\CapSense:Net_1603\/main_6  macrocell13   2228   3478  76346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 76346p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell13   1250   1250  75269  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell15   2228   3478  76346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 76348p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell19   1250   1250  76348  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_1  macrocell17   2226   3476  76348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 76362p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  76362  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell20    2251   3461  76362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 76362p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  76362  RISE       1
\CapSense:mrst\/main_1                          macrocell21    2251   3461  76362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 77935p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell22   1250   1250  67230  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    4148   5398  77935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984283p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2857   6357  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11487  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11487  24984283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Tone_F:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24987418p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984283  RISE       1
\Tone_F:PWMUDB:status_2\/main_1          macrocell8      2989   6489  24987418  RISE       1
\Tone_F:PWMUDB:status_2\/q               macrocell8      3350   9839  24987418  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2243  12082  24987418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987454p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2986   6486  24987454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24987583p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984283  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2857   6357  24987583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987803p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q         macrocell26     1250   1250  24985156  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   4887   6137  24987803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24988456p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q         macrocell26     1250   1250  24985156  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   4234   5484  24988456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Tone_F:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Tone_F:PWMUDB:prevCompare1\/clock_0
Path slack     : 24989720p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  24989720  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  24989720  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  24989720  RISE       1
\Tone_F:PWMUDB:prevCompare1\/main_0     macrocell27     3020   6770  24989720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:prevCompare1\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_357/main_1
Capture Clock  : Net_357/clock_0
Path slack     : 24989721p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  24989720  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  24989720  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  24989720  RISE       1
Net_357/main_1                          macrocell29     3019   6769  24989721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Tone_F:PWMUDB:status_0\/main_1
Capture Clock  : \Tone_F:PWMUDB:status_0\/clock_0
Path slack     : 24989900p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  24989720  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  24989720  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  24989720  RISE       1
\Tone_F:PWMUDB:status_0\/main_1         macrocell28     2840   6590  24989900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : Net_357/main_0
Capture Clock  : Net_357/clock_0
Path slack     : 24990337p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  24985156  RISE       1
Net_357/main_0                    macrocell29   4903   6153  24990337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:prevCompare1\/q
Path End       : \Tone_F:PWMUDB:status_0\/main_0
Capture Clock  : \Tone_F:PWMUDB:status_0\/clock_0
Path slack     : 24993010p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:prevCompare1\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  24993010  RISE       1
\Tone_F:PWMUDB:status_0\/main_0  macrocell28   2230   3480  24993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Tone_F:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Tone_F:PWMUDB:runmode_enable\/clock_0
Path slack     : 24993029p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  24993029  RISE       1
\Tone_F:PWMUDB:runmode_enable\/main_0      macrocell26    2251   3461  24993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:status_0\/q
Path End       : \Tone_F:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Tone_F:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996002p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:status_0\/q               macrocell28    1250   1250  24996002  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2248   3498  24996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499980952p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/main_1          macrocell11     2347   3557  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6907  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2781   9688  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  14818  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  14818  499980952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499984098p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/main_1          macrocell11     2347   3557  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6907  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   2805   9712  499984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499984122p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/main_1          macrocell11     2347   3557  499980952  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6907  499980952  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2781   9688  499984122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12325
-------------------------------------   ----- 
End-of-path arrival time (ps)           12325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell7   1600   1600  499987175  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell8      0   1600  499987175  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell8   2270   3870  499987175  RISE       1
\Tone_D:CounterUDB:status_0\/main_0             macrocell9      2781   6651  499987175  RISE       1
\Tone_D:CounterUDB:status_0\/q                  macrocell9      3350  10001  499987175  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2323  12325  499987175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499987199p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell7   1240   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell8      0   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell8   2270   3510  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   3101   6611  499987199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987209p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell7   1240   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell8      0   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell8   2270   3510  499984029  RISE       1
\Tone_D:CounterUDB:status_2\/main_0             macrocell10     3112   6622  499987209  RISE       1
\Tone_D:CounterUDB:status_2\/q                  macrocell10     3350   9972  499987209  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2    2318  12291  499987209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499987325p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell7   1240   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell8      0   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell8   2270   3510  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2975   6485  499987325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Tone_D:CounterUDB:prevCompare\/main_0
Capture Clock  : \Tone_D:CounterUDB:prevCompare\/clock_0
Path slack     : 499989831p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell7   1600   1600  499987175  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell8      0   1600  499987175  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell8   2270   3870  499987175  RISE       1
\Tone_D:CounterUDB:prevCompare\/main_0          macrocell31     2789   6659  499989831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:prevCompare\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Tone_D:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 499989868p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6622
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell7   1240   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell8      0   1240  499984029  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell8   2270   3510  499984029  RISE       1
\Tone_D:CounterUDB:overflow_reg_i\/main_0       macrocell30     3112   6622  499989868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:overflow_reg_i\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499991799p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  499991799  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  499991799  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  499991799  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    4201   7701  499991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : Net_600/main_0
Capture Clock  : Net_600/clock_0
Path slack     : 499992049p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv:not_last_reset\/q  macrocell23   1250   1250  499992049  RISE       1
Net_600/main_0              macrocell24   3191   4441  499992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:count_0\/q
Path End       : Net_600/main_1
Capture Clock  : Net_600/clock_0
Path slack     : 499992335p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell25         0      0  RISE       1

Data path
pin name             model name   delay     AT      slack  edge  Fanout
-------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv:count_0\/q  macrocell25   1250   1250  499992335  RISE       1
Net_600/main_1       macrocell24   2905   4155  499992335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : \FreqDiv:count_0\/main_0
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 499992944p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv:not_last_reset\/q  macrocell23   1250   1250  499992049  RISE       1
\FreqDiv:count_0\/main_0    macrocell25   2296   3546  499992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Tone_D:CounterUDB:count_stored_i\/clock_0
Path slack     : 499992951p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_600/q                                  macrocell24   1250   1250  499980970  RISE       1
\Tone_D:CounterUDB:count_stored_i\/main_0  macrocell32   2289   3539  499992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:count_stored_i\/clock_0                 macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

