("unbuffered_test:/\tunbuffered_test Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test schematic }:a"))) (((-3.98125 -1.03125) (-0.8625 0.93125)) "a" "analogArtist-Schematic" 57))("unbuffered:/\tunbuffered Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered schematic }:a"))) (((-2.23125 -2.125) (2.1125 0.76875)) "a" "Schematics" 60))("unbuffered:/\tunbuffered Analog_IC_1_Design symbol" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered symbol }:a"))) (((-0.19375 -0.8) (1.21875 0.3)) "a" "Symbol" 21))("model_parameter:/\tmodel_parameter learning schematic" (("open" (nil hierarchy "/{learning model_parameter schematic }:a"))) (((-1.425 -0.08125) (1.9 2.0125)) "a" "analogArtist-Schematic" 5))("mos_parameter:/\tmos_parameter learning schematic" (("open" (nil hierarchy "/{learning mos_parameter schematic }:a"))) (((-1.05 -0.725) (2.05625 1.23125)) "a" "analogArtist-Schematic" 34))("inv_test:/\tinv_test learning schematic" (("open" (nil hierarchy "/{learning inv_test schematic }:a"))) (((-3.5125 -0.24375) (0.98125 2.58125)) "a" "analogArtist-Schematic" 25))("inverter:/\tinverter learning schematic" (("open" (nil hierarchy "/{learning inverter schematic }:a"))) (((-2.19375 -0.9625) (1.71875 1.64375)) "a" "Schematics" 13))("latch_33_test:/\tlatch_33_test MF21230158 schematic" (("open" (nil hierarchy "/{MF21230158 latch_33_test schematic }:a"))) (((-4.15 -2.40625) (2.975 2.3375)) "a" "Schematics" 320))("SAR_ADC:/\tSAR_ADC MF21230158 schematic" (("open" (nil hierarchy "/{MF21230158 SAR_ADC schematic }:r"))) (((-16.975 -2.34375) (10.95625 16.25625)) "a" "Schematics" 23))("SAR_ADC_vdd:/\tSAR_ADC_vdd MF21230158 schematic" (("open" (nil hierarchy "/{MF21230158 SAR_ADC_vdd schematic }:a"))) (((-13.75 -2.2) (15.9875 12.48125)) "a" "Schematics" 14))