vhdl work "F:\Mes Documents\GitHub\-ESE-VHDL-UART\UART\tx_uart.vhd"
vhdl work "F:\Mes Documents\GitHub\-ESE-VHDL-UART\UART\rx_uart.vhd"
vhdl work "F:\Mes Documents\GitHub\-ESE-VHDL-UART\UART\baud_rate_generator.vhd"
vhdl work "F:\Mes Documents\GitHub\-ESE-VHDL-UART\UART\UART.vhd"
