<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i8259reg.h source code [netbsd/sys/dev/ic/i8259reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/i8259reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='i8259reg.h.html'>i8259reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: i8259reg.h,v 1.4 2008/04/28 20:23:50 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_I8259REG_H_">_DEV_IC_I8259REG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_I8259REG_H_" data-ref="_M/_DEV_IC_I8259REG_H_">_DEV_IC_I8259REG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register definitions for the Intel i8259 Programmable Interrupt</i></td></tr>
<tr><th id="37">37</th><td><i> * Controller.</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * XXX More bits should be filled in, here, as this was taken from</i></td></tr>
<tr><th id="40">40</th><td><i> * XXX the Intel PIIX4 manual.  Someone with a real 8259 data sheet</i></td></tr>
<tr><th id="41">41</th><td><i> * XXX should fill them in.</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Note a write to ICW1 starts an initialization cycle, and must be</i></td></tr>
<tr><th id="46">46</th><td><i> * followied by writes to ICW2, ICW3, and ICW4.</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/PIC_ICW1" data-ref="_M/PIC_ICW1">PIC_ICW1</dfn>	0x00	/* Initialization Command Word 1 (w) */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/ICW1_IC4" data-ref="_M/ICW1_IC4">ICW1_IC4</dfn>	(1U &lt;&lt; 0)	/* ICW4 Write Required */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/ICW1_SNGL" data-ref="_M/ICW1_SNGL">ICW1_SNGL</dfn>	(1U &lt;&lt; 1)	/* 1 == single, 0 == cascade */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/ICW1_ADI" data-ref="_M/ICW1_ADI">ICW1_ADI</dfn>	(1U &lt;&lt; 2)	/* CALL address interval */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/ICW1_LTIM" data-ref="_M/ICW1_LTIM">ICW1_LTIM</dfn>	(1U &lt;&lt; 3)	/* 1 == intrs are level trigger */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/ICW1_SELECT" data-ref="_M/ICW1_SELECT">ICW1_SELECT</dfn>	(1U &lt;&lt; 4)	/* select ICW1 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/ICW1_IVA" data-ref="_M/ICW1_IVA">ICW1_IVA</dfn>(x)	((x) &lt;&lt; 5)	/* interrupt vector address (MCS-80) */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PIC_ICW2" data-ref="_M/PIC_ICW2">PIC_ICW2</dfn>	0x01	/* Initialization Command Word 2 (w) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/ICW2_VECTOR" data-ref="_M/ICW2_VECTOR">ICW2_VECTOR</dfn>(x)	((x) &amp; 0xf8)	/* vector base address */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/ICW2_IRL" data-ref="_M/ICW2_IRL">ICW2_IRL</dfn>(x)	((x) &lt;&lt; 0)	/* interrupt request level */</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PIC_ICW3" data-ref="_M/PIC_ICW3">PIC_ICW3</dfn>	0x01	/* Initialization Command Word 3 (w) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/ICW3_CASCADE" data-ref="_M/ICW3_CASCADE">ICW3_CASCADE</dfn>(x)	(1U &lt;&lt; (x))	/* cascaded mode enable */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/ICW3_SIC" data-ref="_M/ICW3_SIC">ICW3_SIC</dfn>(x)	((x) &lt;&lt; 0)	/* slave identifcation code */</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/PIC_ICW4" data-ref="_M/PIC_ICW4">PIC_ICW4</dfn>	0x01	/* Initialization Command Word 4 (w) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/ICW4_8086" data-ref="_M/ICW4_8086">ICW4_8086</dfn>	(1U &lt;&lt; 0)	/* 8086 mode */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/ICW4_AEOI" data-ref="_M/ICW4_AEOI">ICW4_AEOI</dfn>	(1U &lt;&lt; 1)	/* automatic end-of-interrupt */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/ICW4_BUFM" data-ref="_M/ICW4_BUFM">ICW4_BUFM</dfn>	(1U &lt;&lt; 2)	/* buffered mode master */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/ICW4_BUF" data-ref="_M/ICW4_BUF">ICW4_BUF</dfn>	(1U &lt;&lt; 3)	/* buffered mode */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/ICW4_SFNM" data-ref="_M/ICW4_SFNM">ICW4_SFNM</dfn>	(1U &lt;&lt; 4)	/* special fully nested mode */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/*</i></td></tr>
<tr><th id="72">72</th><td><i> * After an initialization sequence, you get to access the OCWs.</i></td></tr>
<tr><th id="73">73</th><td><i> */</i></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/PIC_OCW1" data-ref="_M/PIC_OCW1">PIC_OCW1</dfn>	0x01	/* Operational Control Word 1 (r/w) */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/OCW1_IRM" data-ref="_M/OCW1_IRM">OCW1_IRM</dfn>(x)	(1U &lt;&lt; (x))	/* interrupt request mask */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/PIC_OCW2" data-ref="_M/PIC_OCW2">PIC_OCW2</dfn>	0x00	/* Operational Control Word 2 (w) */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/OCW2_SELECT" data-ref="_M/OCW2_SELECT">OCW2_SELECT</dfn>	(0)		/* select OCW2 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/OCW2_EOI" data-ref="_M/OCW2_EOI">OCW2_EOI</dfn>	(1U &lt;&lt; 5)	/* EOI */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/OCW2_SL" data-ref="_M/OCW2_SL">OCW2_SL</dfn>		(1U &lt;&lt; 6)	/* specific */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/OCW2_R" data-ref="_M/OCW2_R">OCW2_R</dfn>		(1U &lt;&lt; 7)	/* rotate */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/OCW2_ILS" data-ref="_M/OCW2_ILS">OCW2_ILS</dfn>(x)	((x) &lt;&lt; 0)	/* interrupt level select */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/PIC_OCW3" data-ref="_M/PIC_OCW3">PIC_OCW3</dfn>	0x00	/* Operational Control Word 3 (r/w) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/OCW3_SSMM" data-ref="_M/OCW3_SSMM">OCW3_SSMM</dfn>	(1U &lt;&lt; 6)	/* set special mask mode */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/OCW3_SMM" data-ref="_M/OCW3_SMM">OCW3_SMM</dfn>	(1U &lt;&lt; 5)	/* 1 = enable smm, 0 = disable */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/OCW3_SELECT" data-ref="_M/OCW3_SELECT">OCW3_SELECT</dfn>	(1U &lt;&lt; 3)	/* select OCW3 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/OCW3_POLL" data-ref="_M/OCW3_POLL">OCW3_POLL</dfn>	(1U &lt;&lt; 2)	/* poll mode command */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/OCW3_RR" data-ref="_M/OCW3_RR">OCW3_RR</dfn>		(1U &lt;&lt; 1)	/* register read */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/OCW3_RIS" data-ref="_M/OCW3_RIS">OCW3_RIS</dfn>	(1U &lt;&lt; 0)	/* 1 = read IS, 0 = read IR */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/OCW3_POLL_IRQ" data-ref="_M/OCW3_POLL_IRQ">OCW3_POLL_IRQ</dfn>(x) ((x) &amp; 0x7f)</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/OCW3_POLL_PENDING" data-ref="_M/OCW3_POLL_PENDING">OCW3_POLL_PENDING</dfn> (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_IC_I8259REG_H_ */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/x86/i8259.c.html'>netbsd/sys/arch/x86/x86/i8259.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
