<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p107" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_107{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_107{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_107{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_107{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_107{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t6_107{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_107{left:414px;bottom:998px;letter-spacing:-0.15px;}
#t8_107{left:508px;bottom:998px;letter-spacing:-0.11px;}
#t9_107{left:507px;bottom:981px;letter-spacing:-0.11px;}
#ta_107{left:507px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tb_107{left:507px;bottom:938px;letter-spacing:-0.12px;}
#tc_107{left:82px;bottom:914px;letter-spacing:-0.17px;}
#td_107{left:139px;bottom:914px;letter-spacing:-0.16px;}
#te_107{left:190px;bottom:914px;letter-spacing:-0.15px;}
#tf_107{left:414px;bottom:914px;letter-spacing:-0.15px;}
#tg_107{left:508px;bottom:914px;letter-spacing:-0.11px;}
#th_107{left:507px;bottom:897px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_107{left:507px;bottom:875px;letter-spacing:-0.12px;}
#tj_107{left:82px;bottom:851px;letter-spacing:-0.17px;}
#tk_107{left:139px;bottom:851px;letter-spacing:-0.17px;}
#tl_107{left:190px;bottom:851px;letter-spacing:-0.14px;}
#tm_107{left:414px;bottom:851px;letter-spacing:-0.15px;}
#tn_107{left:508px;bottom:851px;letter-spacing:-0.11px;}
#to_107{left:507px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_107{left:507px;bottom:808px;letter-spacing:-0.12px;}
#tq_107{left:82px;bottom:784px;letter-spacing:-0.17px;}
#tr_107{left:139px;bottom:784px;letter-spacing:-0.17px;}
#ts_107{left:190px;bottom:784px;letter-spacing:-0.14px;}
#tt_107{left:414px;bottom:784px;letter-spacing:-0.15px;}
#tu_107{left:508px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_107{left:507px;bottom:762px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_107{left:507px;bottom:741px;letter-spacing:-0.11px;}
#tx_107{left:82px;bottom:716px;letter-spacing:-0.16px;}
#ty_107{left:139px;bottom:716px;letter-spacing:-0.16px;}
#tz_107{left:190px;bottom:716px;letter-spacing:-0.14px;}
#t10_107{left:414px;bottom:716px;letter-spacing:-0.15px;}
#t11_107{left:508px;bottom:716px;letter-spacing:-0.11px;}
#t12_107{left:507px;bottom:700px;letter-spacing:-0.1px;}
#t13_107{left:507px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t14_107{left:507px;bottom:657px;letter-spacing:-0.12px;}
#t15_107{left:82px;bottom:632px;letter-spacing:-0.17px;}
#t16_107{left:139px;bottom:632px;letter-spacing:-0.16px;}
#t17_107{left:190px;bottom:632px;letter-spacing:-0.14px;}
#t18_107{left:414px;bottom:632px;letter-spacing:-0.15px;}
#t19_107{left:508px;bottom:632px;letter-spacing:-0.11px;}
#t1a_107{left:507px;bottom:611px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_107{left:507px;bottom:590px;letter-spacing:-0.12px;}
#t1c_107{left:82px;bottom:565px;letter-spacing:-0.17px;}
#t1d_107{left:139px;bottom:565px;letter-spacing:-0.16px;}
#t1e_107{left:190px;bottom:565px;letter-spacing:-0.14px;}
#t1f_107{left:414px;bottom:565px;letter-spacing:-0.15px;}
#t1g_107{left:508px;bottom:565px;letter-spacing:-0.11px;}
#t1h_107{left:507px;bottom:544px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_107{left:507px;bottom:522px;letter-spacing:-0.12px;}
#t1j_107{left:82px;bottom:498px;letter-spacing:-0.17px;}
#t1k_107{left:139px;bottom:498px;letter-spacing:-0.16px;}
#t1l_107{left:190px;bottom:498px;letter-spacing:-0.14px;}
#t1m_107{left:414px;bottom:498px;letter-spacing:-0.15px;}
#t1n_107{left:508px;bottom:498px;letter-spacing:-0.11px;}
#t1o_107{left:507px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_107{left:507px;bottom:455px;letter-spacing:-0.12px;}
#t1q_107{left:82px;bottom:431px;letter-spacing:-0.17px;}
#t1r_107{left:139px;bottom:431px;letter-spacing:-0.16px;}
#t1s_107{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t1t_107{left:414px;bottom:431px;letter-spacing:-0.15px;}
#t1u_107{left:508px;bottom:431px;letter-spacing:-0.11px;}
#t1v_107{left:507px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_107{left:507px;bottom:388px;letter-spacing:-0.12px;}
#t1x_107{left:82px;bottom:364px;letter-spacing:-0.14px;}
#t1y_107{left:139px;bottom:364px;letter-spacing:-0.16px;}
#t1z_107{left:190px;bottom:364px;letter-spacing:-0.15px;}
#t20_107{left:414px;bottom:364px;letter-spacing:-0.15px;}
#t21_107{left:508px;bottom:364px;letter-spacing:-0.11px;}
#t22_107{left:507px;bottom:347px;letter-spacing:-0.12px;}
#t23_107{left:507px;bottom:325px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t24_107{left:507px;bottom:304px;letter-spacing:-0.12px;}
#t25_107{left:82px;bottom:279px;letter-spacing:-0.15px;}
#t26_107{left:139px;bottom:279px;letter-spacing:-0.15px;}
#t27_107{left:190px;bottom:279px;letter-spacing:-0.15px;}
#t28_107{left:414px;bottom:279px;letter-spacing:-0.15px;}
#t29_107{left:508px;bottom:279px;letter-spacing:-0.12px;}
#t2a_107{left:507px;bottom:263px;letter-spacing:-0.12px;}
#t2b_107{left:507px;bottom:241px;letter-spacing:-0.12px;}
#t2c_107{left:82px;bottom:217px;letter-spacing:-0.17px;}
#t2d_107{left:139px;bottom:217px;letter-spacing:-0.16px;}
#t2e_107{left:190px;bottom:217px;letter-spacing:-0.13px;}
#t2f_107{left:414px;bottom:217px;letter-spacing:-0.15px;}
#t2g_107{left:508px;bottom:217px;letter-spacing:-0.12px;}
#t2h_107{left:507px;bottom:195px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_107{left:507px;bottom:174px;letter-spacing:-0.12px;}
#t2j_107{left:76px;bottom:150px;letter-spacing:-0.14px;}
#t2k_107{left:76px;bottom:133px;letter-spacing:-0.15px;}
#t2l_107{left:190px;bottom:150px;letter-spacing:-0.13px;}
#t2m_107{left:414px;bottom:150px;letter-spacing:-0.15px;}
#t2n_107{left:508px;bottom:150px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_107{left:507px;bottom:128px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2p_107{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2q_107{left:266px;bottom:1086px;letter-spacing:0.12px;}
#t2r_107{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2s_107{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2t_107{left:215px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2u_107{left:431px;bottom:1063px;letter-spacing:-0.15px;}
#t2v_107{left:433px;bottom:1046px;letter-spacing:-0.14px;}
#t2w_107{left:631px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2x_107{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2y_107{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_107{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_107{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_107{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_107{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_107{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts107" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg107Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg107" style="-webkit-user-select: none;"><object width="935" height="1210" data="107/107.svg" type="image/svg+xml" id="pdf107" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_107" class="t s1_107">Vol. 4 </span><span id="t2_107" class="t s1_107">2-91 </span>
<span id="t3_107" class="t s2_107">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_107" class="t s3_107">481H </span><span id="t5_107" class="t s3_107">1153 </span><span id="t6_107" class="t s3_107">IA32_VMX_PINBASED_CTLS </span><span id="t7_107" class="t s3_107">Unique </span><span id="t8_107" class="t s3_107">Capability Reporting Register of Pin-Based VM-Execution </span>
<span id="t9_107" class="t s3_107">Controls (R/O) </span>
<span id="ta_107" class="t s3_107">See Table 2-2. </span>
<span id="tb_107" class="t s3_107">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="tc_107" class="t s3_107">482H </span><span id="td_107" class="t s3_107">1154 </span><span id="te_107" class="t s3_107">IA32_VMX_PROCBASED_CTLS </span><span id="tf_107" class="t s3_107">Unique </span><span id="tg_107" class="t s3_107">Capability Reporting Register of Primary Processor-Based </span>
<span id="th_107" class="t s3_107">VM-Execution Controls (R/O) </span>
<span id="ti_107" class="t s3_107">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="tj_107" class="t s3_107">483H </span><span id="tk_107" class="t s3_107">1155 </span><span id="tl_107" class="t s3_107">IA32_VMX_EXIT_CTLS </span><span id="tm_107" class="t s3_107">Unique </span><span id="tn_107" class="t s3_107">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="to_107" class="t s3_107">See Table 2-2. </span>
<span id="tp_107" class="t s3_107">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="tq_107" class="t s3_107">484H </span><span id="tr_107" class="t s3_107">1156 </span><span id="ts_107" class="t s3_107">IA32_VMX_ENTRY_CTLS </span><span id="tt_107" class="t s3_107">Unique </span><span id="tu_107" class="t s3_107">Capability Reporting Register of VM-Entry Controls (R/O) </span>
<span id="tv_107" class="t s3_107">See Table 2-2. </span>
<span id="tw_107" class="t s3_107">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="tx_107" class="t s3_107">485H </span><span id="ty_107" class="t s3_107">1157 </span><span id="tz_107" class="t s3_107">IA32_VMX_MISC </span><span id="t10_107" class="t s3_107">Unique </span><span id="t11_107" class="t s3_107">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="t12_107" class="t s3_107">(R/O) </span>
<span id="t13_107" class="t s3_107">See Table 2-2. </span>
<span id="t14_107" class="t s3_107">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="t15_107" class="t s3_107">486H </span><span id="t16_107" class="t s3_107">1158 </span><span id="t17_107" class="t s3_107">IA32_VMX_CR0_FIXED0 </span><span id="t18_107" class="t s3_107">Unique </span><span id="t19_107" class="t s3_107">Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) </span>
<span id="t1a_107" class="t s3_107">See Table 2-2. </span>
<span id="t1b_107" class="t s3_107">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t1c_107" class="t s3_107">487H </span><span id="t1d_107" class="t s3_107">1159 </span><span id="t1e_107" class="t s3_107">IA32_VMX_CR0_FIXED1 </span><span id="t1f_107" class="t s3_107">Unique </span><span id="t1g_107" class="t s3_107">Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) </span>
<span id="t1h_107" class="t s3_107">See Table 2-2. </span>
<span id="t1i_107" class="t s3_107">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t1j_107" class="t s3_107">488H </span><span id="t1k_107" class="t s3_107">1160 </span><span id="t1l_107" class="t s3_107">IA32_VMX_CR4_FIXED0 </span><span id="t1m_107" class="t s3_107">Unique </span><span id="t1n_107" class="t s3_107">Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) </span>
<span id="t1o_107" class="t s3_107">See Table 2-2. </span>
<span id="t1p_107" class="t s3_107">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1q_107" class="t s3_107">489H </span><span id="t1r_107" class="t s3_107">1161 </span><span id="t1s_107" class="t s3_107">IA32_VMX_CR4_FIXED1 </span><span id="t1t_107" class="t s3_107">Unique </span><span id="t1u_107" class="t s3_107">Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) </span>
<span id="t1v_107" class="t s3_107">See Table 2-2. </span>
<span id="t1w_107" class="t s3_107">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1x_107" class="t s3_107">48AH </span><span id="t1y_107" class="t s3_107">1162 </span><span id="t1z_107" class="t s3_107">IA32_VMX_VMCS_ENUM </span><span id="t20_107" class="t s3_107">Unique </span><span id="t21_107" class="t s3_107">Capability Reporting Register of VMCS Field Enumeration </span>
<span id="t22_107" class="t s3_107">(R/O) </span>
<span id="t23_107" class="t s3_107">See Table 2-2. </span>
<span id="t24_107" class="t s3_107">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t25_107" class="t s3_107">48BH </span><span id="t26_107" class="t s3_107">1163 </span><span id="t27_107" class="t s3_107">IA32_VMX_PROCBASED_CTLS2 </span><span id="t28_107" class="t s3_107">Unique </span><span id="t29_107" class="t s3_107">Capability Reporting Register of Secondary Processor- </span>
<span id="t2a_107" class="t s3_107">Based VM-Execution Controls (R/O) </span>
<span id="t2b_107" class="t s3_107">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2c_107" class="t s3_107">600H </span><span id="t2d_107" class="t s3_107">1536 </span><span id="t2e_107" class="t s3_107">IA32_DS_AREA </span><span id="t2f_107" class="t s3_107">Unique </span><span id="t2g_107" class="t s3_107">DS Save Area (R/W) </span>
<span id="t2h_107" class="t s3_107">See Table 2-2. </span>
<span id="t2i_107" class="t s3_107">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t2j_107" class="t s3_107">C000_ </span>
<span id="t2k_107" class="t s3_107">0080H </span>
<span id="t2l_107" class="t s3_107">IA32_EFER </span><span id="t2m_107" class="t s3_107">Unique </span><span id="t2n_107" class="t s3_107">Extended Feature Enables </span>
<span id="t2o_107" class="t s3_107">See Table 2-2. </span>
<span id="t2p_107" class="t s4_107">Table 2-4. </span><span id="t2q_107" class="t s4_107">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t2r_107" class="t s5_107">Register </span>
<span id="t2s_107" class="t s5_107">Address </span><span id="t2t_107" class="t s5_107">Register Name / Bit Fields </span>
<span id="t2u_107" class="t s5_107">Shared/ </span>
<span id="t2v_107" class="t s5_107">Unique </span><span id="t2w_107" class="t s5_107">Bit Description </span>
<span id="t2x_107" class="t s5_107">Hex </span><span id="t2y_107" class="t s5_107">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
