

================================================================
== Vitis HLS Report for 'tx_pkg_arbiter_64_s'
================================================================
* Date:           Tue Aug 15 18:30:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  6.308 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_mem_read_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_tx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln2101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2101]   --->   Operation 21 'specpipeline' 'specpipeline_ln2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_load = load i3 %state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2127]   --->   Operation 22 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%info_type_load = load i32 %info_type" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 23 'load' 'info_type_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%info_words_V_load = load i29 %info_words_V"   --->   Operation 24 'load' 'info_words_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wordCounter_V_load = load i8 %wordCounter_V"   --->   Operation 25 'load' 'wordCounter_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%switch_ln2127 = switch i3 %state_load, void %sw.bb.i, i3 6, void %sw.bb107.i, i3 4, void %sw.bb14.i, i3 5, void %sw.bb31.i, i3 1, void %sw.bb47.i, i3 2, void %sw.bb67.i, i3 3, void %sw.bb86.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2127]   --->   Operation 26 'switch' 'switch_ln2127' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_143 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2245]   --->   Operation 27 'nbreadreq' 'tmp_i_143' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%br_ln2245 = br i1 %tmp_i_143, void %if.end106.i, void %if.then88.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2245]   --->   Operation 28 'br' 'br_ln2245' <Predicate = (state_load == 3)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%s_axis_mem_read_data_read_2 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247]   --->   Operation 29 'read' 's_axis_mem_read_data_read_2' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_last_V_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247]   --->   Operation 30 'bitselect' 'currWord_last_V_6' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%add_ln840_5 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 31 'add' 'add_ln840_5' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln1019_5 = icmp_eq  i8 %add_ln840_5, i8 176"   --->   Operation 32 'icmp' 'icmp_ln1019_5' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%br_ln2253 = br i1 %icmp_ln1019_5, void %if.end105.i, void %if.then96.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2253]   --->   Operation 33 'br' 'br_ln2253' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (1.47ns)   --->   "%add_ln841_4 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 34 'add' 'add_ln841_4' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_4, i29 %info_words_V"   --->   Operation 35 'store' 'store_ln841' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.90>
ST_1 : Operation 36 [1/1] (1.26ns)   --->   "%icmp_ln2258 = icmp_eq  i32 %info_type_load, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 36 'icmp' 'icmp_ln2258' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.24ns)   --->   "%icmp_ln1039_1 = icmp_ult  i29 %add_ln841_4, i29 177"   --->   Operation 37 'icmp' 'icmp_ln1039_1' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%and_ln2258 = and i1 %icmp_ln2258, i1 %icmp_ln1039_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 38 'and' 'and_ln2258' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%or_ln2258 = or i1 %and_ln2258, i1 %currWord_last_V_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 39 'or' 'or_ln2258' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%br_ln2262 = br void %if.end105.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2262]   --->   Operation 40 'br' 'br_ln2262' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%state_flag_16_i = phi i1 %or_ln2258, void %if.then96.i, i1 %currWord_last_V_6, void %if.then88.i"   --->   Operation 41 'phi' 'state_flag_16_i' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%state_new_16_i = phi i1 %and_ln2258, void %if.then96.i, i1 0, void %if.then88.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 42 'phi' 'state_new_16_i' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%wordCounter_V_new_9_i = phi i8 0, void %if.then96.i, i8 %add_ln840_5, void %if.then88.i"   --->   Operation 43 'phi' 'wordCounter_V_new_9_i' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%br_ln2264 = br void %if.end106.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2264]   --->   Operation 44 'br' 'br_ln2264' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.84>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%state_flag_17_i = phi i1 %state_flag_16_i, void %if.end105.i, i1 0, void %sw.bb86.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 45 'phi' 'state_flag_17_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_new_17_i = phi i1 %state_new_16_i, void %if.end105.i, i1 0, void %sw.bb86.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 46 'phi' 'state_new_17_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_10_i = phi i1 1, void %if.end105.i, i1 0, void %sw.bb86.i"   --->   Operation 47 'phi' 'wordCounter_V_flag_10_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%wordCounter_V_new_10_i = phi i8 %wordCounter_V_new_9_i, void %if.end105.i, i8 0, void %sw.bb86.i"   --->   Operation 48 'phi' 'wordCounter_V_new_10_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln2265 = zext i1 %state_new_17_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2265]   --->   Operation 49 'zext' 'zext_ln2265' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.92ns)   --->   "%br_ln2265 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2265]   --->   Operation 50 'br' 'br_ln2265' <Predicate = (state_load == 3)> <Delay = 0.92>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2222]   --->   Operation 51 'nbreadreq' 'tmp_9_i' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 52 [1/1] (0.84ns)   --->   "%br_ln2222 = br i1 %tmp_9_i, void %if.end85.i, void %if.then69.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2222]   --->   Operation 52 'br' 'br_ln2222' <Predicate = (state_load == 2)> <Delay = 0.84>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%s_axis_mem_read_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224]   --->   Operation 53 'read' 's_axis_mem_read_data_read_1' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%currWord_last_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224]   --->   Operation 54 'bitselect' 'currWord_last_V_5' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.35ns)   --->   "%add_ln840_4 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 55 'add' 'add_ln840_4' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.86ns)   --->   "%icmp_ln1019_4 = icmp_eq  i8 %add_ln840_4, i8 176"   --->   Operation 56 'icmp' 'icmp_ln1019_4' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%br_ln2234 = br i1 %icmp_ln1019_4, void %if.end84.i, void %if.then79.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2234]   --->   Operation 57 'br' 'br_ln2234' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (1.47ns)   --->   "%add_ln841_3 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 58 'add' 'add_ln841_3' <Predicate = (state_load == 2 & tmp_9_i & icmp_ln1019_4)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_3, i29 %info_words_V"   --->   Operation 59 'store' 'store_ln841' <Predicate = (state_load == 2 & tmp_9_i & icmp_ln1019_4)> <Delay = 0.90>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%br_ln2240 = br void %if.end84.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2240]   --->   Operation 60 'br' 'br_ln2240' <Predicate = (state_load == 2 & tmp_9_i & icmp_ln1019_4)> <Delay = 0.84>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%currWord_last_V_10 = phi i1 1, void %if.then79.i, i1 %currWord_last_V_5, void %if.then69.i"   --->   Operation 61 'phi' 'currWord_last_V_10' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln2125_1)   --->   "%state_new_12_i = phi i1 1, void %if.then79.i, i1 0, void %if.then69.i"   --->   Operation 62 'phi' 'state_new_12_i' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%wordCounter_V_new_7_i = phi i8 0, void %if.then79.i, i8 %add_ln840_4, void %if.then69.i"   --->   Operation 63 'phi' 'wordCounter_V_new_7_i' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln2125_1 = select i1 %state_new_12_i, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 64 'select' 'select_ln2125_1' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read_1, i128 72, i1 %currWord_last_V_10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2241]   --->   Operation 65 'bitset' 'tmp_7' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.84ns)   --->   "%br_ln2242 = br void %if.end85.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2242]   --->   Operation 66 'br' 'br_ln2242' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.84>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%state_flag_13_i = phi i1 %currWord_last_V_10, void %if.end84.i, i1 0, void %sw.bb67.i"   --->   Operation 67 'phi' 'state_flag_13_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%state_new_13_i = phi i2 %select_ln2125_1, void %if.end84.i, i2 0, void %sw.bb67.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 68 'phi' 'state_new_13_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_8_i = phi i1 1, void %if.end84.i, i1 0, void %sw.bb67.i"   --->   Operation 69 'phi' 'wordCounter_V_flag_8_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wordCounter_V_new_8_i = phi i8 %wordCounter_V_new_7_i, void %if.end84.i, i8 0, void %sw.bb67.i"   --->   Operation 70 'phi' 'wordCounter_V_new_8_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln2243 = zext i2 %state_new_13_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2243]   --->   Operation 71 'zext' 'zext_ln2243' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.92ns)   --->   "%br_ln2243 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2243]   --->   Operation 72 'br' 'br_ln2243' <Predicate = (state_load == 2)> <Delay = 0.92>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2199]   --->   Operation 73 'nbreadreq' 'tmp_8_i' <Predicate = (state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%br_ln2199 = br i1 %tmp_8_i, void %if.end66.i, void %if.then49.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2199]   --->   Operation 74 'br' 'br_ln2199' <Predicate = (state_load == 1)> <Delay = 0.84>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%s_axis_mem_read_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201]   --->   Operation 75 'read' 's_axis_mem_read_data_read' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%currWord_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201]   --->   Operation 76 'bitselect' 'currWord_last_V_4' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.35ns)   --->   "%add_ln840_3 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 77 'add' 'add_ln840_3' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.86ns)   --->   "%icmp_ln1019_3 = icmp_eq  i8 %add_ln840_3, i8 176"   --->   Operation 78 'icmp' 'icmp_ln1019_3' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.84ns)   --->   "%br_ln2207 = br i1 %icmp_ln1019_3, void %if.end65.i, void %if.then57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2207]   --->   Operation 79 'br' 'br_ln2207' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.84>
ST_1 : Operation 80 [1/1] (1.47ns)   --->   "%add_ln841_2 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 80 'add' 'add_ln841_2' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_2, i29 %info_words_V"   --->   Operation 81 'store' 'store_ln841' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 0.90>
ST_1 : Operation 82 [1/1] (1.24ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i29 %add_ln841_2, i29 176"   --->   Operation 82 'icmp' 'icmp_ln1035_1' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%or_ln2213 = or i1 %icmp_ln1035_1, i1 %currWord_last_V_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213]   --->   Operation 83 'or' 'or_ln2213' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.84ns)   --->   "%br_ln2217 = br void %if.end65.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2217]   --->   Operation 84 'br' 'br_ln2217' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 0.84>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%state_flag_9_i = phi i1 %or_ln2213, void %if.then57.i, i1 %currWord_last_V_4, void %if.then49.i"   --->   Operation 85 'phi' 'state_flag_9_i' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln2125)   --->   "%state_new_9_i = phi i1 %icmp_ln1035_1, void %if.then57.i, i1 0, void %if.then49.i"   --->   Operation 86 'phi' 'state_new_9_i' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%wordCounter_V_new_5_i = phi i8 0, void %if.then57.i, i8 %add_ln840_3, void %if.then49.i"   --->   Operation 87 'phi' 'wordCounter_V_new_5_i' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln2125 = select i1 %state_new_9_i, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 88 'select' 'select_ln2125' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.84ns)   --->   "%br_ln2219 = br void %if.end66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2219]   --->   Operation 89 'br' 'br_ln2219' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.84>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%state_flag_10_i = phi i1 %state_flag_9_i, void %if.end65.i, i1 0, void %sw.bb47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213]   --->   Operation 90 'phi' 'state_flag_10_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%state_new_10_i = phi i2 %select_ln2125, void %if.end65.i, i2 0, void %sw.bb47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 91 'phi' 'state_new_10_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_6_i = phi i1 1, void %if.end65.i, i1 0, void %sw.bb47.i"   --->   Operation 92 'phi' 'wordCounter_V_flag_6_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%wordCounter_V_new_6_i = phi i8 %wordCounter_V_new_5_i, void %if.end65.i, i8 0, void %sw.bb47.i"   --->   Operation 93 'phi' 'wordCounter_V_new_6_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln2220 = zext i2 %state_new_10_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2220]   --->   Operation 94 'zext' 'zext_ln2220' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.92ns)   --->   "%br_ln2220 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2220]   --->   Operation 95 'br' 'br_ln2220' <Predicate = (state_load == 1)> <Delay = 0.92>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2182]   --->   Operation 96 'nbreadreq' 'tmp_7_i' <Predicate = (state_load == 5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 97 [1/1] (0.92ns)   --->   "%br_ln2182 = br i1 %tmp_7_i, void %sw.epilog.i, void %if.then33.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2182]   --->   Operation 97 'br' 'br_ln2182' <Predicate = (state_load == 5)> <Delay = 0.92>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%s_axis_tx_data_read_2 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184]   --->   Operation 98 'read' 's_axis_tx_data_read_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%currWord_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184]   --->   Operation 99 'bitselect' 'currWord_last_V_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.35ns)   --->   "%add_ln840_2 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 100 'add' 'add_ln840_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.86ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %add_ln840_2, i8 176"   --->   Operation 101 'icmp' 'icmp_ln1019_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.37ns)   --->   "%select_ln2190 = select i1 %icmp_ln1019_2, i8 0, i8 %add_ln840_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2190]   --->   Operation 102 'select' 'select_ln2190' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.48ns)   --->   "%currWord_last_V_3 = or i1 %icmp_ln1019_2, i1 %currWord_last_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2190]   --->   Operation 103 'or' 'currWord_last_V_3' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read_2, i128 72, i1 %currWord_last_V_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2195]   --->   Operation 104 'bitset' 'tmp' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.92ns)   --->   "%br_ln2196 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2196]   --->   Operation 105 'br' 'br_ln2196' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.92>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2159]   --->   Operation 106 'nbreadreq' 'tmp_6_i' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 107 [1/1] (0.84ns)   --->   "%br_ln2159 = br i1 %tmp_6_i, void %if.end30.i, void %if.then16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2159]   --->   Operation 107 'br' 'br_ln2159' <Predicate = (state_load == 4)> <Delay = 0.84>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%s_axis_tx_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161]   --->   Operation 108 'read' 's_axis_tx_data_read_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161]   --->   Operation 109 'bitselect' 'currWord_last_V_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.35ns)   --->   "%add_ln840_1 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 110 'add' 'add_ln840_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.86ns)   --->   "%icmp_ln1019_1 = icmp_eq  i8 %add_ln840_1, i8 176"   --->   Operation 111 'icmp' 'icmp_ln1019_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.84ns)   --->   "%br_ln2167 = br i1 %icmp_ln1019_1, void %if.end29.i, void %if.then21.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2167]   --->   Operation 112 'br' 'br_ln2167' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (1.47ns)   --->   "%add_ln841_1 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 113 'add' 'add_ln841_1' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_1, i29 %info_words_V"   --->   Operation 114 'store' 'store_ln841' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.90>
ST_1 : Operation 115 [1/1] (1.24ns)   --->   "%icmp_ln1035 = icmp_ugt  i29 %add_ln841_1, i29 176"   --->   Operation 115 'icmp' 'icmp_ln1035' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.48ns)   --->   "%or_ln2173 = or i1 %icmp_ln1035, i1 %currWord_last_V_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 116 'or' 'or_ln2173' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.49ns)   --->   "%select_ln2173 = select i1 %icmp_ln1035, i2 2, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 117 'select' 'select_ln2173' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.84ns)   --->   "%br_ln2177 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2177]   --->   Operation 118 'br' 'br_ln2177' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.84>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%state_flag_3_i = phi i1 %or_ln2173, void %if.then21.i, i1 %currWord_last_V_1, void %if.then16.i"   --->   Operation 119 'phi' 'state_flag_3_i' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%state_new_3_i = phi i2 %select_ln2173, void %if.then21.i, i2 0, void %if.then16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 120 'phi' 'state_new_3_i' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%wordCounter_V_new_1_i = phi i8 0, void %if.then21.i, i8 %add_ln840_1, void %if.then16.i"   --->   Operation 121 'phi' 'wordCounter_V_new_1_i' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.84ns)   --->   "%br_ln2179 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2179]   --->   Operation 122 'br' 'br_ln2179' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.84>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%state_flag_4_i = phi i1 %state_flag_3_i, void %if.end29.i, i1 0, void %sw.bb14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 123 'phi' 'state_flag_4_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%state_new_4_i = phi i2 %state_new_3_i, void %if.end29.i, i2 0, void %sw.bb14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 124 'phi' 'state_new_4_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_2_i = phi i1 1, void %if.end29.i, i1 0, void %sw.bb14.i"   --->   Operation 125 'phi' 'wordCounter_V_flag_2_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%wordCounter_V_new_2_i = phi i8 %wordCounter_V_new_1_i, void %if.end29.i, i8 0, void %sw.bb14.i"   --->   Operation 126 'phi' 'wordCounter_V_new_2_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln2180 = sext i2 %state_new_4_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2180]   --->   Operation 127 'sext' 'sext_ln2180' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.92ns)   --->   "%br_ln2180 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2180]   --->   Operation 128 'br' 'br_ln2180' <Predicate = (state_load == 4)> <Delay = 0.92>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2267]   --->   Operation 129 'nbreadreq' 'tmp_1_i' <Predicate = (state_load == 6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 130 [1/1] (0.92ns)   --->   "%br_ln2267 = br i1 %tmp_1_i, void %sw.epilog.i, void %if.then109.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2267]   --->   Operation 130 'br' 'br_ln2267' <Predicate = (state_load == 6)> <Delay = 0.92>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%s_axis_tx_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269]   --->   Operation 131 'read' 's_axis_tx_data_read' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269]   --->   Operation 132 'bitselect' 'currWord_last_V' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.35ns)   --->   "%add_ln840 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 133 'add' 'add_ln840' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.86ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %add_ln840, i8 176"   --->   Operation 134 'icmp' 'icmp_ln1019' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.84ns)   --->   "%br_ln2275 = br i1 %icmp_ln1019, void %if.end127.i, void %if.then117.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2275]   --->   Operation 135 'br' 'br_ln2275' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.84>
ST_1 : Operation 136 [1/1] (1.47ns)   --->   "%add_ln841 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 136 'add' 'add_ln841' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841, i29 %info_words_V"   --->   Operation 137 'store' 'store_ln841' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.90>
ST_1 : Operation 138 [1/1] (1.26ns)   --->   "%icmp_ln2280 = icmp_eq  i32 %info_type_load, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 138 'icmp' 'icmp_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.24ns)   --->   "%icmp_ln1039 = icmp_ult  i29 %add_ln841, i29 177"   --->   Operation 139 'icmp' 'icmp_ln1039' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.48ns)   --->   "%and_ln2280 = and i1 %icmp_ln2280, i1 %icmp_ln1039" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 140 'and' 'and_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.48ns)   --->   "%or_ln2280 = or i1 %and_ln2280, i1 %currWord_last_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 141 'or' 'or_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.51ns)   --->   "%select_ln2280 = select i1 %and_ln2280, i3 4, i3 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 142 'select' 'select_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.84ns)   --->   "%br_ln2284 = br void %if.end127.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2284]   --->   Operation 143 'br' 'br_ln2284' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.84>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%state_flag_20_i = phi i1 %or_ln2280, void %if.then117.i, i1 %currWord_last_V, void %if.then109.i"   --->   Operation 144 'phi' 'state_flag_20_i' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%state_new_20_i = phi i3 %select_ln2280, void %if.then117.i, i3 0, void %if.then109.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 145 'phi' 'state_new_20_i' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%wordCounter_V_new_11_i = phi i8 0, void %if.then117.i, i8 %add_ln840, void %if.then109.i"   --->   Operation 146 'phi' 'wordCounter_V_new_11_i' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.92ns)   --->   "%br_ln2286 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2286]   --->   Operation 147 'br' 'br_ln2286' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.92>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %tx_pkgInfoFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2130]   --->   Operation 148 'nbreadreq' 'tmp_i' <Predicate = (state_load == 7) | (state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>
ST_1 : Operation 149 [1/1] (0.92ns)   --->   "%br_ln2130 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2130]   --->   Operation 149 'br' 'br_ln2130' <Predicate = (state_load == 7) | (state_load == 0)> <Delay = 0.92>
ST_1 : Operation 150 [1/1] (2.33ns)   --->   "%tx_pkgInfoFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %tx_pkgInfoFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 150 'read' 'tx_pkgInfoFifo_read' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln2132 = trunc i96 %tx_pkgInfoFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 151 'trunc' 'trunc_ln2132' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln2132 = store i32 %trunc_ln2132, i32 %info_type" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 152 'store' 'store_ln2132' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tx_pkgInfoFifo_read, i32 32, i32 63" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 153 'partselect' 'tmp_2_i' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i29 @_ssdm_op_PartSelect.i29.i96.i32.i32, i96 %tx_pkgInfoFifo_read, i32 64, i32 92" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 154 'partselect' 'tmp_3_i' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.90ns)   --->   "%store_ln2132 = store i29 %tmp_3_i, i29 %info_words_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 155 'store' 'store_ln2132' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.90>
ST_1 : Operation 156 [1/1] (1.26ns)   --->   "%icmp_ln2134 = icmp_eq  i32 %tmp_2_i, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2134]   --->   Operation 156 'icmp' 'icmp_ln2134' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.26ns)   --->   "%icmp_ln2136 = icmp_eq  i32 %trunc_ln2132, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2136]   --->   Operation 157 'icmp' 'icmp_ln2136' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln2134 = br i1 %icmp_ln2134, void %if.else7.i, void %if.then4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2134]   --->   Operation 158 'br' 'br_ln2134' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.51ns)   --->   "%select_ln2147 = select i1 %icmp_ln2136, i3 4, i3 5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2147]   --->   Operation 159 'select' 'select_ln2147' <Predicate = (state_load == 7 & tmp_i & !icmp_ln2134) | (state_load == 0 & tmp_i & !icmp_ln2134)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.92ns)   --->   "%br_ln0 = br void %sw.epilog.i"   --->   Operation 160 'br' 'br_ln0' <Predicate = (state_load == 7 & tmp_i & !icmp_ln2134) | (state_load == 0 & tmp_i & !icmp_ln2134)> <Delay = 0.92>
ST_1 : Operation 161 [1/1] (0.51ns)   --->   "%select_ln2144 = select i1 %icmp_ln2136, i3 1, i3 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2144]   --->   Operation 161 'select' 'select_ln2144' <Predicate = (state_load == 7 & tmp_i & icmp_ln2134) | (state_load == 0 & tmp_i & icmp_ln2134)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.92ns)   --->   "%br_ln2144 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2144]   --->   Operation 162 'br' 'br_ln2144' <Predicate = (state_load == 7 & tmp_i & icmp_ln2134) | (state_load == 0 & tmp_i & icmp_ln2134)> <Delay = 0.92>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%state_flag_22_i = phi i1 %state_flag_17_i, void %if.end106.i, i1 %state_flag_13_i, void %if.end85.i, i1 %state_flag_10_i, void %if.end66.i, i1 %state_flag_4_i, void %if.end30.i, i1 0, void %sw.bb.i, i1 1, void %if.else7.i, i1 1, void %if.then4.i, i1 %currWord_last_V_2, void %if.then33.i, i1 0, void %sw.bb31.i, i1 %state_flag_20_i, void %if.end127.i, i1 0, void %sw.bb107.i"   --->   Operation 163 'phi' 'state_flag_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%state_new_22_i = phi i3 %zext_ln2265, void %if.end106.i, i3 %zext_ln2243, void %if.end85.i, i3 %zext_ln2220, void %if.end66.i, i3 %sext_ln2180, void %if.end30.i, i3 0, void %sw.bb.i, i3 %select_ln2147, void %if.else7.i, i3 %select_ln2144, void %if.then4.i, i3 0, void %if.then33.i, i3 0, void %sw.bb31.i, i3 %state_new_20_i, void %if.end127.i, i3 0, void %sw.bb107.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2265]   --->   Operation 164 'phi' 'state_new_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_13_i = phi i1 %wordCounter_V_flag_10_i, void %if.end106.i, i1 %wordCounter_V_flag_8_i, void %if.end85.i, i1 %wordCounter_V_flag_6_i, void %if.end66.i, i1 %wordCounter_V_flag_2_i, void %if.end30.i, i1 0, void %sw.bb.i, i1 1, void %if.else7.i, i1 1, void %if.then4.i, i1 1, void %if.then33.i, i1 0, void %sw.bb31.i, i1 1, void %if.end127.i, i1 0, void %sw.bb107.i"   --->   Operation 165 'phi' 'wordCounter_V_flag_13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%wordCounter_V_new_13_i = phi i8 %wordCounter_V_new_10_i, void %if.end106.i, i8 %wordCounter_V_new_8_i, void %if.end85.i, i8 %wordCounter_V_new_6_i, void %if.end66.i, i8 %wordCounter_V_new_2_i, void %if.end30.i, i8 0, void %sw.bb.i, i8 0, void %if.else7.i, i8 0, void %if.then4.i, i8 %select_ln2190, void %if.then33.i, i8 0, void %sw.bb31.i, i8 %wordCounter_V_new_11_i, void %if.end127.i, i8 0, void %sw.bb107.i"   --->   Operation 166 'phi' 'wordCounter_V_new_13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wordCounter_V_flag_13_i, void %sw.epilog.new2.i, void %mergeST1.i"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln2133 = store i8 %wordCounter_V_new_13_i, i8 %wordCounter_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2133]   --->   Operation 168 'store' 'store_ln2133' <Predicate = (wordCounter_V_flag_13_i)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2.i"   --->   Operation 169 'br' 'br_ln0' <Predicate = (wordCounter_V_flag_13_i)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln2258 = br i1 %state_flag_22_i, void %tx_pkg_arbiter<64>.exit, void %mergeST.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 170 'br' 'br_ln2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln2149 = store i3 %state_new_22_i, i3 %state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2149]   --->   Operation 171 'store' 'store_ln2149' <Predicate = (state_flag_22_i)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_pkg_arbiter<64>.exit"   --->   Operation 172 'br' 'br_ln0' <Predicate = (state_flag_22_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%currWord_last_V_11 = phi i1 1, void %if.then96.i, i1 %currWord_last_V_6, void %if.then88.i"   --->   Operation 173 'phi' 'currWord_last_V_11' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read_2, i128 72, i1 %currWord_last_V_11" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2263]   --->   Operation 174 'bitset' 'tmp_8' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.33ns)   --->   "%write_ln2263 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo, i128 %tmp_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2263]   --->   Operation 175 'write' 'write_ln2263' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 176 [1/1] (2.33ns)   --->   "%write_ln2241 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rethMerge2rethShift, i128 %tmp_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2241]   --->   Operation 176 'write' 'write_ln2241' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%currWord_last_V_9 = phi i1 1, void %if.then57.i, i1 %currWord_last_V_4, void %if.then49.i"   --->   Operation 177 'phi' 'currWord_last_V_9' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_6 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read, i128 72, i1 %currWord_last_V_9" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2218]   --->   Operation 178 'bitset' 'tmp_6' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (2.33ns)   --->   "%write_ln2218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift, i128 %tmp_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2218]   --->   Operation 179 'write' 'write_ln2218' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 180 [1/1] (2.33ns)   --->   "%write_ln2195 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rethMerge2rethShift, i128 %tmp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2195]   --->   Operation 180 'write' 'write_ln2195' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%currWord_last_V_8 = phi i1 1, void %if.then21.i, i1 %currWord_last_V_1, void %if.then16.i"   --->   Operation 181 'phi' 'currWord_last_V_8' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_5 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read_1, i128 72, i1 %currWord_last_V_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2178]   --->   Operation 182 'bitset' 'tmp_5' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (2.33ns)   --->   "%write_ln2178 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift, i128 %tmp_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2178]   --->   Operation 183 'write' 'write_ln2178' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%currWord_last_V_7 = phi i1 1, void %if.then117.i, i1 %currWord_last_V, void %if.then109.i"   --->   Operation 184 'phi' 'currWord_last_V_7' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_4 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read, i128 72, i1 %currWord_last_V_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2285]   --->   Operation 185 'bitset' 'tmp_4' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (2.33ns)   --->   "%write_ln2285 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo, i128 %tmp_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2285]   --->   Operation 186 'write' 'write_ln2285' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 187 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_mem_read_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ info_type]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ info_words_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ wordCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_pkgInfoFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_split2aethShift]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_rethMerge2rethShift]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_rawPayFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specinterface_ln0           (specinterface) [ 000]
specpipeline_ln2101         (specpipeline ) [ 000]
state_load                  (load         ) [ 011]
info_type_load              (load         ) [ 000]
info_words_V_load           (load         ) [ 000]
wordCounter_V_load          (load         ) [ 000]
switch_ln2127               (switch       ) [ 000]
tmp_i_143                   (nbreadreq    ) [ 011]
br_ln2245                   (br           ) [ 000]
s_axis_mem_read_data_read_2 (read         ) [ 011]
currWord_last_V_6           (bitselect    ) [ 011]
add_ln840_5                 (add          ) [ 000]
icmp_ln1019_5               (icmp         ) [ 010]
br_ln2253                   (br           ) [ 011]
add_ln841_4                 (add          ) [ 000]
store_ln841                 (store        ) [ 000]
icmp_ln2258                 (icmp         ) [ 000]
icmp_ln1039_1               (icmp         ) [ 000]
and_ln2258                  (and          ) [ 000]
or_ln2258                   (or           ) [ 000]
br_ln2262                   (br           ) [ 011]
state_flag_16_i             (phi          ) [ 000]
state_new_16_i              (phi          ) [ 000]
wordCounter_V_new_9_i       (phi          ) [ 000]
br_ln2264                   (br           ) [ 000]
state_flag_17_i             (phi          ) [ 000]
state_new_17_i              (phi          ) [ 000]
wordCounter_V_flag_10_i     (phi          ) [ 000]
wordCounter_V_new_10_i      (phi          ) [ 000]
zext_ln2265                 (zext         ) [ 000]
br_ln2265                   (br           ) [ 000]
tmp_9_i                     (nbreadreq    ) [ 011]
br_ln2222                   (br           ) [ 000]
s_axis_mem_read_data_read_1 (read         ) [ 000]
currWord_last_V_5           (bitselect    ) [ 000]
add_ln840_4                 (add          ) [ 000]
icmp_ln1019_4               (icmp         ) [ 010]
br_ln2234                   (br           ) [ 000]
add_ln841_3                 (add          ) [ 000]
store_ln841                 (store        ) [ 000]
br_ln2240                   (br           ) [ 000]
currWord_last_V_10          (phi          ) [ 000]
state_new_12_i              (phi          ) [ 000]
wordCounter_V_new_7_i       (phi          ) [ 000]
select_ln2125_1             (select       ) [ 000]
tmp_7                       (bitset       ) [ 011]
br_ln2242                   (br           ) [ 000]
state_flag_13_i             (phi          ) [ 000]
state_new_13_i              (phi          ) [ 000]
wordCounter_V_flag_8_i      (phi          ) [ 000]
wordCounter_V_new_8_i       (phi          ) [ 000]
zext_ln2243                 (zext         ) [ 000]
br_ln2243                   (br           ) [ 000]
tmp_8_i                     (nbreadreq    ) [ 011]
br_ln2199                   (br           ) [ 000]
s_axis_mem_read_data_read   (read         ) [ 011]
currWord_last_V_4           (bitselect    ) [ 011]
add_ln840_3                 (add          ) [ 000]
icmp_ln1019_3               (icmp         ) [ 010]
br_ln2207                   (br           ) [ 011]
add_ln841_2                 (add          ) [ 000]
store_ln841                 (store        ) [ 000]
icmp_ln1035_1               (icmp         ) [ 000]
or_ln2213                   (or           ) [ 000]
br_ln2217                   (br           ) [ 011]
state_flag_9_i              (phi          ) [ 000]
state_new_9_i               (phi          ) [ 000]
wordCounter_V_new_5_i       (phi          ) [ 000]
select_ln2125               (select       ) [ 000]
br_ln2219                   (br           ) [ 000]
state_flag_10_i             (phi          ) [ 000]
state_new_10_i              (phi          ) [ 000]
wordCounter_V_flag_6_i      (phi          ) [ 000]
wordCounter_V_new_6_i       (phi          ) [ 000]
zext_ln2220                 (zext         ) [ 000]
br_ln2220                   (br           ) [ 000]
tmp_7_i                     (nbreadreq    ) [ 011]
br_ln2182                   (br           ) [ 000]
s_axis_tx_data_read_2       (read         ) [ 000]
currWord_last_V_2           (bitselect    ) [ 000]
add_ln840_2                 (add          ) [ 000]
icmp_ln1019_2               (icmp         ) [ 000]
select_ln2190               (select       ) [ 000]
currWord_last_V_3           (or           ) [ 000]
tmp                         (bitset       ) [ 011]
br_ln2196                   (br           ) [ 000]
tmp_6_i                     (nbreadreq    ) [ 011]
br_ln2159                   (br           ) [ 000]
s_axis_tx_data_read_1       (read         ) [ 011]
currWord_last_V_1           (bitselect    ) [ 011]
add_ln840_1                 (add          ) [ 000]
icmp_ln1019_1               (icmp         ) [ 010]
br_ln2167                   (br           ) [ 011]
add_ln841_1                 (add          ) [ 000]
store_ln841                 (store        ) [ 000]
icmp_ln1035                 (icmp         ) [ 000]
or_ln2173                   (or           ) [ 000]
select_ln2173               (select       ) [ 000]
br_ln2177                   (br           ) [ 011]
state_flag_3_i              (phi          ) [ 000]
state_new_3_i               (phi          ) [ 000]
wordCounter_V_new_1_i       (phi          ) [ 000]
br_ln2179                   (br           ) [ 000]
state_flag_4_i              (phi          ) [ 000]
state_new_4_i               (phi          ) [ 000]
wordCounter_V_flag_2_i      (phi          ) [ 000]
wordCounter_V_new_2_i       (phi          ) [ 000]
sext_ln2180                 (sext         ) [ 000]
br_ln2180                   (br           ) [ 000]
tmp_1_i                     (nbreadreq    ) [ 011]
br_ln2267                   (br           ) [ 000]
s_axis_tx_data_read         (read         ) [ 011]
currWord_last_V             (bitselect    ) [ 011]
add_ln840                   (add          ) [ 000]
icmp_ln1019                 (icmp         ) [ 010]
br_ln2275                   (br           ) [ 011]
add_ln841                   (add          ) [ 000]
store_ln841                 (store        ) [ 000]
icmp_ln2280                 (icmp         ) [ 000]
icmp_ln1039                 (icmp         ) [ 000]
and_ln2280                  (and          ) [ 000]
or_ln2280                   (or           ) [ 000]
select_ln2280               (select       ) [ 000]
br_ln2284                   (br           ) [ 011]
state_flag_20_i             (phi          ) [ 000]
state_new_20_i              (phi          ) [ 000]
wordCounter_V_new_11_i      (phi          ) [ 000]
br_ln2286                   (br           ) [ 000]
tmp_i                       (nbreadreq    ) [ 010]
br_ln2130                   (br           ) [ 000]
tx_pkgInfoFifo_read         (read         ) [ 000]
trunc_ln2132                (trunc        ) [ 000]
store_ln2132                (store        ) [ 000]
tmp_2_i                     (partselect   ) [ 000]
tmp_3_i                     (partselect   ) [ 000]
store_ln2132                (store        ) [ 000]
icmp_ln2134                 (icmp         ) [ 010]
icmp_ln2136                 (icmp         ) [ 000]
br_ln2134                   (br           ) [ 000]
select_ln2147               (select       ) [ 000]
br_ln0                      (br           ) [ 000]
select_ln2144               (select       ) [ 000]
br_ln2144                   (br           ) [ 000]
state_flag_22_i             (phi          ) [ 010]
state_new_22_i              (phi          ) [ 000]
wordCounter_V_flag_13_i     (phi          ) [ 010]
wordCounter_V_new_13_i      (phi          ) [ 000]
br_ln0                      (br           ) [ 000]
store_ln2133                (store        ) [ 000]
br_ln0                      (br           ) [ 000]
br_ln2258                   (br           ) [ 000]
store_ln2149                (store        ) [ 000]
br_ln0                      (br           ) [ 000]
currWord_last_V_11          (phi          ) [ 011]
tmp_8                       (bitset       ) [ 000]
write_ln2263                (write        ) [ 000]
write_ln2241                (write        ) [ 000]
currWord_last_V_9           (phi          ) [ 011]
tmp_6                       (bitset       ) [ 000]
write_ln2218                (write        ) [ 000]
write_ln2195                (write        ) [ 000]
currWord_last_V_8           (phi          ) [ 011]
tmp_5                       (bitset       ) [ 000]
write_ln2178                (write        ) [ 000]
currWord_last_V_7           (phi          ) [ 011]
tmp_4                       (bitset       ) [ 000]
write_ln2285                (write        ) [ 000]
ret_ln0                     (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_mem_read_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_mem_read_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="info_type">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_type"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="info_words_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_words_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wordCounter_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCounter_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_pkgInfoFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_pkgInfoFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_split2aethShift">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_split2aethShift"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_rethMerge2rethShift">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethMerge2rethShift"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_rawPayFifo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rawPayFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i128.i128.i128.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="grp_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_143/1 tmp_9_i/1 tmp_8_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_mem_read_data_read_2/1 s_axis_mem_read_data_read_1/1 s_axis_mem_read_data_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7_i/1 tmp_6_i/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_data_read_2/1 s_axis_tx_data_read_1/1 s_axis_tx_data_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_i_nbreadreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="96" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tx_pkgInfoFifo_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="96" slack="0"/>
<pin id="148" dir="0" index="1" bw="96" slack="0"/>
<pin id="149" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_pkgInfoFifo_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="128" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2263/2 write_ln2285/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="128" slack="0"/>
<pin id="162" dir="0" index="2" bw="128" slack="1"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2241/2 write_ln2195/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="0"/>
<pin id="169" dir="0" index="2" bw="128" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2218/2 write_ln2178/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="state_flag_16_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_16_i (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="state_flag_16_i_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_16_i/1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="state_new_16_i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_16_i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="state_new_16_i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_16_i/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="wordCounter_V_new_9_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_9_i (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="wordCounter_V_new_9_i_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_9_i/1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="state_flag_17_i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_17_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="state_flag_17_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_17_i/1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="state_new_17_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_17_i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="state_new_17_i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_17_i/1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="wordCounter_V_flag_10_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_flag_10_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="wordCounter_V_flag_10_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_flag_10_i/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="wordCounter_V_new_10_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="237" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_10_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="wordCounter_V_new_10_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_10_i/1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="currWord_last_V_10_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_last_V_10 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="currWord_last_V_10_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_last_V_10/1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="state_new_12_i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_12_i (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="state_new_12_i_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_12_i/1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="wordCounter_V_new_7_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="269" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_7_i (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="wordCounter_V_new_7_i_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_7_i/1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="state_flag_13_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_13_i (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="state_flag_13_i_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_13_i/1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="state_new_13_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="290" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_13_i (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="state_new_13_i_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_13_i/1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="wordCounter_V_flag_8_i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_flag_8_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="wordCounter_V_flag_8_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_flag_8_i/1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="wordCounter_V_new_8_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_8_i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="wordCounter_V_new_8_i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_8_i/1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="state_flag_9_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_9_i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="state_flag_9_i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_9_i/1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="state_new_9_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_9_i (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="state_new_9_i_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_9_i/1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="wordCounter_V_new_5_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="341" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_5_i (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="wordCounter_V_new_5_i_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_5_i/1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="state_flag_10_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_10_i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="state_flag_10_i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_10_i/1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="state_new_10_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_10_i (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="state_new_10_i_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_10_i/1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="wordCounter_V_flag_6_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_flag_6_i (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="wordCounter_V_flag_6_i_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_flag_6_i/1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="wordCounter_V_new_6_i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="383" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_6_i (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="wordCounter_V_new_6_i_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_6_i/1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="state_flag_3_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_3_i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="state_flag_3_i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_3_i/1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="state_new_3_i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="403" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_3_i (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="state_new_3_i_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_3_i/1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="wordCounter_V_new_1_i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="413" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="wordCounter_V_new_1_i_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_1_i/1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="state_flag_4_i_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_4_i (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="state_flag_4_i_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_4_i/1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="state_new_4_i_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="434" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_4_i (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="state_new_4_i_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_4_i/1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="wordCounter_V_flag_2_i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_flag_2_i (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="wordCounter_V_flag_2_i_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_flag_2_i/1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="wordCounter_V_new_2_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="456" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_2_i (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="wordCounter_V_new_2_i_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_2_i/1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="state_flag_20_i_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_20_i (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="state_flag_20_i_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_20_i/1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="state_new_20_i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="476" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_20_i (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="state_new_20_i_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_20_i/1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="wordCounter_V_new_11_i_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="486" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_11_i (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="wordCounter_V_new_11_i_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="8" slack="0"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_11_i/1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="state_flag_22_i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_22_i (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="state_flag_22_i_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="4" bw="1" slack="0"/>
<pin id="503" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="6" bw="1" slack="0"/>
<pin id="505" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="8" bw="1" slack="0"/>
<pin id="507" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="10" bw="1" slack="0"/>
<pin id="509" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="12" bw="1" slack="0"/>
<pin id="511" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="14" bw="1" slack="0"/>
<pin id="513" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="16" bw="1" slack="0"/>
<pin id="515" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="18" bw="1" slack="0"/>
<pin id="517" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="20" bw="1" slack="0"/>
<pin id="519" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="22" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_22_i/1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="state_new_22_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="533" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_22_i (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="state_new_22_i_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="2" slack="0"/>
<pin id="540" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="6" bw="2" slack="0"/>
<pin id="542" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="8" bw="1" slack="0"/>
<pin id="544" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="10" bw="3" slack="0"/>
<pin id="546" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="12" bw="3" slack="0"/>
<pin id="548" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="14" bw="1" slack="0"/>
<pin id="550" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="16" bw="1" slack="0"/>
<pin id="552" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="18" bw="3" slack="0"/>
<pin id="554" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="20" bw="1" slack="0"/>
<pin id="556" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="22" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_22_i/1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="wordCounter_V_flag_13_i_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_flag_13_i (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="wordCounter_V_flag_13_i_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="4" bw="1" slack="0"/>
<pin id="572" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="6" bw="1" slack="0"/>
<pin id="574" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="8" bw="1" slack="0"/>
<pin id="576" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="10" bw="1" slack="0"/>
<pin id="578" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="12" bw="1" slack="0"/>
<pin id="580" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="14" bw="1" slack="0"/>
<pin id="582" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="16" bw="1" slack="0"/>
<pin id="584" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="18" bw="1" slack="0"/>
<pin id="586" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="20" bw="1" slack="0"/>
<pin id="588" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="22" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_flag_13_i/1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="wordCounter_V_new_13_i_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="603" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCounter_V_new_13_i (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="wordCounter_V_new_13_i_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="4" bw="8" slack="0"/>
<pin id="610" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="6" bw="8" slack="0"/>
<pin id="612" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="8" bw="1" slack="0"/>
<pin id="614" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="10" bw="1" slack="0"/>
<pin id="616" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="12" bw="1" slack="0"/>
<pin id="618" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="14" bw="8" slack="0"/>
<pin id="620" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="16" bw="1" slack="0"/>
<pin id="622" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="18" bw="8" slack="0"/>
<pin id="624" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="20" bw="1" slack="0"/>
<pin id="626" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="22" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCounter_V_new_13_i/1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="currWord_last_V_11_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_11 (phireg) "/>
</bind>
</comp>

<comp id="642" class="1004" name="currWord_last_V_11_phi_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="1" slack="1"/>
<pin id="646" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_last_V_11/2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="currWord_last_V_9_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_9 (phireg) "/>
</bind>
</comp>

<comp id="653" class="1004" name="currWord_last_V_9_phi_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="656" dir="0" index="2" bw="1" slack="1"/>
<pin id="657" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="658" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_last_V_9/2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="currWord_last_V_8_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_8 (phireg) "/>
</bind>
</comp>

<comp id="664" class="1004" name="currWord_last_V_8_phi_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="1" slack="1"/>
<pin id="668" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_last_V_8/2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="currWord_last_V_7_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_7 (phireg) "/>
</bind>
</comp>

<comp id="675" class="1004" name="currWord_last_V_7_phi_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="1" slack="1"/>
<pin id="679" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="680" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_last_V_7/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="128" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_6/1 currWord_last_V_5/1 currWord_last_V_4/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_5/1 add_ln840_4/1 add_ln840_3/1 add_ln840_2/1 add_ln840_1/1 add_ln840/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_5/1 icmp_ln1019_4/1 icmp_ln1019_3/1 icmp_ln1019_2/1 icmp_ln1019_1/1 icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="29" slack="0"/>
<pin id="711" dir="0" index="1" bw="9" slack="0"/>
<pin id="712" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln841_4/1 add_ln841_3/1 add_ln841_2/1 add_ln841_1/1 add_ln841/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2258/1 icmp_ln2280/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="29" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039_1/1 icmp_ln1039/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln2258/1 and_ln2280/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="29" slack="0"/>
<pin id="734" dir="0" index="1" bw="9" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_1/1 icmp_ln1035/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="128" slack="0"/>
<pin id="742" dir="0" index="2" bw="8" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_2/1 currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="128" slack="1"/>
<pin id="752" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_mem_read_data_read_2 s_axis_mem_read_data_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="128" slack="1"/>
<pin id="756" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_tx_data_read_1 s_axis_tx_data_read "/>
</bind>
</comp>

<comp id="758" class="1004" name="state_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="info_type_load_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="info_type_load/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="info_words_V_load_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="29" slack="0"/>
<pin id="769" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="info_words_V_load/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="wordCounter_V_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wordCounter_V_load/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln841_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="29" slack="0"/>
<pin id="779" dir="0" index="1" bw="29" slack="0"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln841/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln2258_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2258/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln2265_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2265/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln841_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="29" slack="0"/>
<pin id="797" dir="0" index="1" bw="29" slack="0"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln841/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln2125_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="0" index="2" bw="1" slack="0"/>
<pin id="805" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2125_1/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_7_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="128" slack="0"/>
<pin id="812" dir="0" index="1" bw="128" slack="0"/>
<pin id="813" dir="0" index="2" bw="8" slack="0"/>
<pin id="814" dir="0" index="3" bw="1" slack="0"/>
<pin id="815" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln2243_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2243/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln841_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="29" slack="0"/>
<pin id="827" dir="0" index="1" bw="29" slack="0"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln841/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="or_ln2213_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2213/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="select_ln2125_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2125/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln2220_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2220/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="select_ln2190_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="0" index="2" bw="8" slack="0"/>
<pin id="856" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2190/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="currWord_last_V_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="currWord_last_V_3/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="128" slack="0"/>
<pin id="869" dir="0" index="1" bw="128" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="0" index="3" bw="1" slack="0"/>
<pin id="872" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="877" class="1004" name="store_ln841_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="29" slack="0"/>
<pin id="879" dir="0" index="1" bw="29" slack="0"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln841/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="or_ln2173_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2173/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln2173_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="2" slack="0"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2173/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln2180_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln2180/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="store_ln841_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="29" slack="0"/>
<pin id="906" dir="0" index="1" bw="29" slack="0"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln841/1 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_ln2280_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2280/1 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln2280_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="3" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2280/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="trunc_ln2132_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="96" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln2132/1 "/>
</bind>
</comp>

<comp id="930" class="1004" name="store_ln2132_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2132/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_2_i_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="96" slack="0"/>
<pin id="939" dir="0" index="2" bw="7" slack="0"/>
<pin id="940" dir="0" index="3" bw="7" slack="0"/>
<pin id="941" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_3_i_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="29" slack="0"/>
<pin id="948" dir="0" index="1" bw="96" slack="0"/>
<pin id="949" dir="0" index="2" bw="8" slack="0"/>
<pin id="950" dir="0" index="3" bw="8" slack="0"/>
<pin id="951" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln2132_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="29" slack="0"/>
<pin id="958" dir="0" index="1" bw="29" slack="0"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2132/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="icmp_ln2134_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2134/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln2136_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2136/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="select_ln2147_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="3" slack="0"/>
<pin id="977" dir="0" index="2" bw="3" slack="0"/>
<pin id="978" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2147/1 "/>
</bind>
</comp>

<comp id="983" class="1004" name="select_ln2144_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="0" index="2" bw="3" slack="0"/>
<pin id="987" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2144/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="store_ln2133_store_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="0"/>
<pin id="995" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2133/1 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln2149_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="3" slack="0"/>
<pin id="1000" dir="0" index="1" bw="3" slack="0"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2149/1 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_8_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="128" slack="0"/>
<pin id="1006" dir="0" index="1" bw="128" slack="1"/>
<pin id="1007" dir="0" index="2" bw="8" slack="0"/>
<pin id="1008" dir="0" index="3" bw="1" slack="0"/>
<pin id="1009" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_6_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="128" slack="0"/>
<pin id="1017" dir="0" index="1" bw="128" slack="1"/>
<pin id="1018" dir="0" index="2" bw="8" slack="0"/>
<pin id="1019" dir="0" index="3" bw="1" slack="0"/>
<pin id="1020" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_5_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="128" slack="0"/>
<pin id="1028" dir="0" index="1" bw="128" slack="1"/>
<pin id="1029" dir="0" index="2" bw="8" slack="0"/>
<pin id="1030" dir="0" index="3" bw="1" slack="0"/>
<pin id="1031" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_4_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="128" slack="0"/>
<pin id="1039" dir="0" index="1" bw="128" slack="1"/>
<pin id="1040" dir="0" index="2" bw="8" slack="0"/>
<pin id="1041" dir="0" index="3" bw="1" slack="0"/>
<pin id="1042" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="state_load_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="1"/>
<pin id="1050" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_i_143_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_143 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="currWord_last_V_6_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_6 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_9_i_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_7_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="128" slack="1"/>
<pin id="1073" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_8_i_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1080" class="1005" name="currWord_last_V_4_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_4 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_7_i_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="128" slack="1"/>
<pin id="1094" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_6_i_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="1101" class="1005" name="currWord_last_V_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp_1_i_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1113" class="1005" name="currWord_last_V_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="108" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="108" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="108" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="176" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="222"><net_src comp="185" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="244"><net_src comp="195" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="286"><net_src comp="249" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="297"><net_src comp="82" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="318"><net_src comp="270" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="74" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="358"><net_src comp="323" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="390"><net_src comp="342" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="430"><net_src comp="395" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="441"><net_src comp="404" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="463"><net_src comp="414" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="483"><net_src comp="88" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="493"><net_src comp="68" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="521"><net_src comp="205" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="522"><net_src comp="280" pin="4"/><net_sink comp="497" pin=2"/></net>

<net id="523"><net_src comp="352" pin="4"/><net_sink comp="497" pin=4"/></net>

<net id="524"><net_src comp="424" pin="4"/><net_sink comp="497" pin=6"/></net>

<net id="525"><net_src comp="66" pin="0"/><net_sink comp="497" pin=8"/></net>

<net id="526"><net_src comp="72" pin="0"/><net_sink comp="497" pin=10"/></net>

<net id="527"><net_src comp="72" pin="0"/><net_sink comp="497" pin=12"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="497" pin=16"/></net>

<net id="529"><net_src comp="468" pin="4"/><net_sink comp="497" pin=18"/></net>

<net id="530"><net_src comp="66" pin="0"/><net_sink comp="497" pin=20"/></net>

<net id="558"><net_src comp="106" pin="0"/><net_sink comp="534" pin=8"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="534" pin=14"/></net>

<net id="560"><net_src comp="88" pin="0"/><net_sink comp="534" pin=16"/></net>

<net id="561"><net_src comp="477" pin="4"/><net_sink comp="534" pin=18"/></net>

<net id="562"><net_src comp="106" pin="0"/><net_sink comp="534" pin=20"/></net>

<net id="590"><net_src comp="227" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="591"><net_src comp="301" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="592"><net_src comp="373" pin="4"/><net_sink comp="566" pin=4"/></net>

<net id="593"><net_src comp="446" pin="4"/><net_sink comp="566" pin=6"/></net>

<net id="594"><net_src comp="66" pin="0"/><net_sink comp="566" pin=8"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="566" pin=10"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="566" pin=12"/></net>

<net id="597"><net_src comp="72" pin="0"/><net_sink comp="566" pin=14"/></net>

<net id="598"><net_src comp="66" pin="0"/><net_sink comp="566" pin=16"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="566" pin=18"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="566" pin=20"/></net>

<net id="628"><net_src comp="238" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="629"><net_src comp="312" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="630"><net_src comp="384" pin="4"/><net_sink comp="604" pin=4"/></net>

<net id="631"><net_src comp="457" pin="4"/><net_sink comp="604" pin=6"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="604" pin=8"/></net>

<net id="633"><net_src comp="68" pin="0"/><net_sink comp="604" pin=10"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="604" pin=12"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="604" pin=16"/></net>

<net id="636"><net_src comp="487" pin="4"/><net_sink comp="604" pin=18"/></net>

<net id="637"><net_src comp="74" pin="0"/><net_sink comp="604" pin=20"/></net>

<net id="641"><net_src comp="72" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="72" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="72" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="687"><net_src comp="54" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="118" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="56" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="690"><net_src comp="682" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="691"><net_src comp="682" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="692"><net_src comp="682" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="697"><net_src comp="58" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="698"><net_src comp="693" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="699"><net_src comp="693" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="700"><net_src comp="693" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="701"><net_src comp="693" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="707"><net_src comp="693" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="60" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="62" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="24" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="709" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="64" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="714" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="725" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="736"><net_src comp="709" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="84" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="732" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="744"><net_src comp="54" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="132" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="56" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="747"><net_src comp="739" pin="3"/><net_sink comp="497" pin=14"/></net>

<net id="748"><net_src comp="739" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="749"><net_src comp="739" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="753"><net_src comp="118" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="132" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="4" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="6" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="770"><net_src comp="8" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="775"><net_src comp="10" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="781"><net_src comp="709" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="8" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="725" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="682" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="783" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="793"><net_src comp="216" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="799"><net_src comp="709" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="8" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="259" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="76" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="78" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="801" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="816"><net_src comp="80" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="118" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="56" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="249" pin="4"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="291" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="829"><net_src comp="709" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="8" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="732" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="682" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="831" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="843"><net_src comp="332" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="76" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="78" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="846"><net_src comp="838" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="850"><net_src comp="363" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="857"><net_src comp="703" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="68" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="693" pin="2"/><net_sink comp="852" pin=2"/></net>

<net id="860"><net_src comp="852" pin="3"/><net_sink comp="604" pin=14"/></net>

<net id="865"><net_src comp="703" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="739" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="873"><net_src comp="80" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="132" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="875"><net_src comp="56" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="876"><net_src comp="861" pin="2"/><net_sink comp="867" pin=3"/></net>

<net id="881"><net_src comp="709" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="8" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="732" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="739" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="883" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="895"><net_src comp="732" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="86" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="78" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="898"><net_src comp="890" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="902"><net_src comp="435" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="534" pin=6"/></net>

<net id="908"><net_src comp="709" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="8" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="725" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="739" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="916"><net_src comp="910" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="922"><net_src comp="725" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="40" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="88" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="925"><net_src comp="917" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="929"><net_src comp="146" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="926" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="6" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="942"><net_src comp="94" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="146" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="96" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="945"><net_src comp="98" pin="0"/><net_sink comp="936" pin=3"/></net>

<net id="952"><net_src comp="100" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="146" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="102" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="955"><net_src comp="104" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="960"><net_src comp="946" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="8" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="936" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="24" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="926" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="24" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="40" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="42" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="982"><net_src comp="974" pin="3"/><net_sink comp="534" pin=10"/></net>

<net id="988"><net_src comp="968" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="44" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="46" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="991"><net_src comp="983" pin="3"/><net_sink comp="534" pin=12"/></net>

<net id="996"><net_src comp="604" pin="22"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="10" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="534" pin="22"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="4" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1010"><net_src comp="80" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="750" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1012"><net_src comp="56" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1013"><net_src comp="642" pin="4"/><net_sink comp="1004" pin=3"/></net>

<net id="1014"><net_src comp="1004" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="1021"><net_src comp="80" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="750" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1023"><net_src comp="56" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1024"><net_src comp="653" pin="4"/><net_sink comp="1015" pin=3"/></net>

<net id="1025"><net_src comp="1015" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="1032"><net_src comp="80" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="754" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="56" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="664" pin="4"/><net_sink comp="1026" pin=3"/></net>

<net id="1036"><net_src comp="1026" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="1043"><net_src comp="80" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="754" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="56" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1046"><net_src comp="675" pin="4"/><net_sink comp="1037" pin=3"/></net>

<net id="1047"><net_src comp="1037" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="1051"><net_src comp="758" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="110" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="682" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="1067"><net_src comp="110" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1074"><net_src comp="810" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1079"><net_src comp="110" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="682" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="1091"><net_src comp="124" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="867" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1100"><net_src comp="124" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="739" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="1112"><net_src comp="124" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="739" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="675" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {1 }
	Port: info_type | {1 }
	Port: info_words_V | {1 }
	Port: wordCounter_V | {1 }
	Port: tx_split2aethShift | {2 }
	Port: tx_rethMerge2rethShift | {2 }
	Port: tx_rawPayFifo | {2 }
 - Input state : 
	Port: tx_pkg_arbiter<64> : s_axis_tx_data | {1 }
	Port: tx_pkg_arbiter<64> : s_axis_mem_read_data | {1 }
	Port: tx_pkg_arbiter<64> : state | {1 }
	Port: tx_pkg_arbiter<64> : info_type | {1 }
	Port: tx_pkg_arbiter<64> : info_words_V | {1 }
	Port: tx_pkg_arbiter<64> : wordCounter_V | {1 }
	Port: tx_pkg_arbiter<64> : tx_pkgInfoFifo | {1 }
  - Chain level:
	State 1
		switch_ln2127 : 1
		add_ln840_5 : 1
		icmp_ln1019_5 : 2
		br_ln2253 : 3
		add_ln841_4 : 1
		store_ln841 : 2
		icmp_ln2258 : 1
		icmp_ln1039_1 : 2
		and_ln2258 : 3
		or_ln2258 : 3
		state_flag_16_i : 3
		state_new_16_i : 4
		wordCounter_V_new_9_i : 4
		state_flag_17_i : 4
		state_new_17_i : 5
		wordCounter_V_flag_10_i : 1
		wordCounter_V_new_10_i : 5
		zext_ln2265 : 6
		add_ln840_4 : 1
		icmp_ln1019_4 : 2
		br_ln2234 : 3
		add_ln841_3 : 1
		store_ln841 : 2
		currWord_last_V_10 : 4
		state_new_12_i : 4
		wordCounter_V_new_7_i : 4
		select_ln2125_1 : 5
		tmp_7 : 5
		state_flag_13_i : 5
		state_new_13_i : 6
		wordCounter_V_flag_8_i : 1
		wordCounter_V_new_8_i : 5
		zext_ln2243 : 7
		add_ln840_3 : 1
		icmp_ln1019_3 : 2
		br_ln2207 : 3
		add_ln841_2 : 1
		store_ln841 : 2
		icmp_ln1035_1 : 2
		or_ln2213 : 3
		state_flag_9_i : 4
		state_new_9_i : 4
		wordCounter_V_new_5_i : 4
		select_ln2125 : 5
		state_flag_10_i : 5
		state_new_10_i : 6
		wordCounter_V_flag_6_i : 1
		wordCounter_V_new_6_i : 5
		zext_ln2220 : 7
		add_ln840_2 : 1
		icmp_ln1019_2 : 2
		select_ln2190 : 3
		currWord_last_V_3 : 3
		tmp : 3
		add_ln840_1 : 1
		icmp_ln1019_1 : 2
		br_ln2167 : 3
		add_ln841_1 : 1
		store_ln841 : 2
		icmp_ln1035 : 2
		or_ln2173 : 3
		select_ln2173 : 3
		state_flag_3_i : 4
		state_new_3_i : 4
		wordCounter_V_new_1_i : 4
		state_flag_4_i : 5
		state_new_4_i : 5
		wordCounter_V_flag_2_i : 1
		wordCounter_V_new_2_i : 5
		sext_ln2180 : 6
		add_ln840 : 1
		icmp_ln1019 : 2
		br_ln2275 : 3
		add_ln841 : 1
		store_ln841 : 2
		icmp_ln2280 : 1
		icmp_ln1039 : 2
		and_ln2280 : 3
		or_ln2280 : 3
		select_ln2280 : 3
		state_flag_20_i : 3
		state_new_20_i : 4
		wordCounter_V_new_11_i : 4
		store_ln2132 : 1
		store_ln2132 : 1
		icmp_ln2134 : 1
		icmp_ln2136 : 1
		br_ln2134 : 2
		select_ln2147 : 2
		select_ln2144 : 2
		state_flag_22_i : 5
		state_new_22_i : 8
		wordCounter_V_flag_13_i : 2
		wordCounter_V_new_13_i : 6
		br_ln0 : 3
		store_ln2133 : 7
		br_ln2258 : 6
		store_ln2149 : 9
	State 2
		tmp_8 : 1
		write_ln2263 : 2
		tmp_6 : 1
		write_ln2218 : 2
		tmp_5 : 1
		write_ln2178 : 2
		tmp_4 : 1
		write_ln2285 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_703           |    0    |    11   |
|          |            grp_fu_714           |    0    |    18   |
|   icmp   |            grp_fu_719           |    0    |    17   |
|          |            grp_fu_732           |    0    |    17   |
|          |        icmp_ln2134_fu_962       |    0    |    18   |
|          |        icmp_ln2136_fu_968       |    0    |    18   |
|----------|---------------------------------|---------|---------|
|    add   |            grp_fu_693           |    0    |    15   |
|          |            grp_fu_709           |    0    |    36   |
|----------|---------------------------------|---------|---------|
|          |      select_ln2125_1_fu_801     |    0    |    2    |
|          |       select_ln2125_fu_838      |    0    |    2    |
|          |       select_ln2190_fu_852      |    0    |    8    |
|  select  |       select_ln2173_fu_890      |    0    |    2    |
|          |       select_ln2280_fu_917      |    0    |    3    |
|          |       select_ln2147_fu_974      |    0    |    3    |
|          |       select_ln2144_fu_983      |    0    |    3    |
|----------|---------------------------------|---------|---------|
|          |         or_ln2258_fu_783        |    0    |    2    |
|          |         or_ln2213_fu_831        |    0    |    2    |
|    or    |     currWord_last_V_3_fu_861    |    0    |    2    |
|          |         or_ln2173_fu_883        |    0    |    2    |
|          |         or_ln2280_fu_910        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    and   |            grp_fu_725           |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |       grp_nbreadreq_fu_110      |    0    |    0    |
| nbreadreq|       grp_nbreadreq_fu_124      |    0    |    0    |
|          |      tmp_i_nbreadreq_fu_138     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         grp_read_fu_118         |    0    |    0    |
|   read   |         grp_read_fu_132         |    0    |    0    |
|          | tx_pkgInfoFifo_read_read_fu_146 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         grp_write_fu_152        |    0    |    0    |
|   write  |         grp_write_fu_159        |    0    |    0    |
|          |         grp_write_fu_166        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            grp_fu_682           |    0    |    0    |
|          |            grp_fu_739           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln2265_fu_790       |    0    |    0    |
|   zext   |        zext_ln2243_fu_820       |    0    |    0    |
|          |        zext_ln2220_fu_847       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_7_fu_810          |    0    |    0    |
|          |            tmp_fu_867           |    0    |    0    |
|  bitset  |          tmp_8_fu_1004          |    0    |    0    |
|          |          tmp_6_fu_1015          |    0    |    0    |
|          |          tmp_5_fu_1026          |    0    |    0    |
|          |          tmp_4_fu_1037          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln2180_fu_899       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |       trunc_ln2132_fu_926       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          tmp_2_i_fu_936         |    0    |    0    |
|          |          tmp_3_i_fu_946         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   185   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   currWord_last_V_10_reg_246  |    1   |
|   currWord_last_V_11_reg_638  |    1   |
|   currWord_last_V_1_reg_1101  |    1   |
|   currWord_last_V_4_reg_1080  |    1   |
|   currWord_last_V_6_reg_1056  |    1   |
|   currWord_last_V_7_reg_671   |    1   |
|   currWord_last_V_8_reg_660   |    1   |
|   currWord_last_V_9_reg_649   |    1   |
|    currWord_last_V_reg_1113   |    1   |
|            reg_750            |   128  |
|            reg_754            |   128  |
|    state_flag_10_i_reg_349    |    1   |
|    state_flag_13_i_reg_277    |    1   |
|    state_flag_16_i_reg_173    |    1   |
|    state_flag_17_i_reg_202    |    1   |
|    state_flag_20_i_reg_465    |    1   |
|    state_flag_22_i_reg_494    |    1   |
|     state_flag_3_i_reg_392    |    1   |
|     state_flag_4_i_reg_421    |    1   |
|     state_flag_9_i_reg_320    |    1   |
|      state_load_reg_1048      |    3   |
|     state_new_10_i_reg_360    |    2   |
|     state_new_12_i_reg_256    |    1   |
|     state_new_13_i_reg_288    |    2   |
|     state_new_16_i_reg_182    |    1   |
|     state_new_17_i_reg_213    |    1   |
|     state_new_20_i_reg_474    |    3   |
|     state_new_22_i_reg_531    |    3   |
|     state_new_3_i_reg_401     |    2   |
|     state_new_4_i_reg_432     |    2   |
|     state_new_9_i_reg_329     |    1   |
|        tmp_1_i_reg_1109       |    1   |
|        tmp_6_i_reg_1097       |    1   |
|        tmp_7_i_reg_1088       |    1   |
|         tmp_7_reg_1071        |   128  |
|        tmp_8_i_reg_1076       |    1   |
|        tmp_9_i_reg_1064       |    1   |
|       tmp_i_143_reg_1052      |    1   |
|          tmp_reg_1092         |   128  |
|wordCounter_V_flag_10_i_reg_224|    1   |
|wordCounter_V_flag_13_i_reg_563|    1   |
| wordCounter_V_flag_2_i_reg_443|    1   |
| wordCounter_V_flag_6_i_reg_370|    1   |
| wordCounter_V_flag_8_i_reg_298|    1   |
| wordCounter_V_new_10_i_reg_235|    8   |
| wordCounter_V_new_11_i_reg_484|    8   |
| wordCounter_V_new_13_i_reg_601|    8   |
| wordCounter_V_new_1_i_reg_411 |    8   |
| wordCounter_V_new_2_i_reg_454 |    8   |
| wordCounter_V_new_5_i_reg_339 |    8   |
| wordCounter_V_new_6_i_reg_381 |    8   |
| wordCounter_V_new_7_i_reg_267 |    8   |
| wordCounter_V_new_8_i_reg_309 |    8   |
| wordCounter_V_new_9_i_reg_192 |    8   |
+-------------------------------+--------+
|             Total             |   642  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_152 |  p2  |   2  |  128 |   256  ||    9    |
| grp_write_fu_159 |  p2  |   2  |  128 |   256  ||    9    |
| grp_write_fu_166 |  p2  |   2  |  128 |   256  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   768  ||  2.532  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   642  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   642  |   212  |
+-----------+--------+--------+--------+
