/**
  **************************************************************************
  * @file     at32f435_437_flash.h
  * @brief    at32f435_437 flash header file
  **************************************************************************
  *                       Copyright notice & Disclaimer
  *
  * The software Board Support Package (BSP) that is made available to
  * download from Artery official website is the copyrighted work of Artery.
  * Artery authorizes customers to use, copy, and distribute the BSP
  * software and its related documentation for the purpose of design and
  * development in conjunction with Artery microcontrollers. Use of the
  * software is governed by this copyright notice and the following disclaimer.
  *
  * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  *
  **************************************************************************
  */

/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __AT32F435_437_FLASH_H
#define __AT32F435_437_FLASH_H

#ifdef __cplusplus
extern "C" {
#endif


/* Includes ------------------------------------------------------------------*/
#include "at32f435_437.h"

/** @addtogroup AT32F435_437_periph_driver
  * @{
  */

/** @addtogroup FLASH
  * @{
  */

/** @defgroup FLASH_exported_constants
  * @{
  */

/**
  * @brief flash unlock keys
  */
#define FLASH_Unlock_KEY1                ((uint32_t)0x45670123) /*!< flash operation unlock order key1 */
#define FLASH_Unlock_KEY2                ((uint32_t)0xCDEF89AB) /*!< flash operation unlock order key2 */
#define FAP_RELIEVE_KEY                  ((uint16_t)0x00A5)     /*!< flash fap relieve key val */
#define SLIB_UNLOCK_KEY                  ((uint32_t)0xA35F6D24) /*!< flash slib operation unlock order key */

/**
  * @brief flash bank address
  */
#if defined (AT32F435CMU7) || defined (AT32F435CMT7) || defined (AT32F435RMT7) || \
defined (AT32F435VMT7) || defined (AT32F435ZMT7) || defined (AT32F437RMT7) || \
defined (AT32F437VMT7) || defined (AT32F437ZMT7)
#define FLASH_Bank1_Start_ADDR           ((uint32_t)0x08000000) /*!< flash start address of bank1 */
#define FLASH_Bank1_End_ADDR             ((uint32_t)0x081FFFFF) /*!< flash end address of bank1 */
#define FLASH_Bank2_Start_ADDR           ((uint32_t)0x08200000) /*!< flash start address of bank2 */
#define FLASH_Bank2_End_ADDR             ((uint32_t)0x083EFFFF) /*!< flash end address of bank2 */
#else
#define FLASH_Bank1_Start_ADDR           ((uint32_t)0x08000000) /*!< flash start address of bank1 */
#define FLASH_Bank1_End_ADDR             ((uint32_t)0x0807FFFF) /*!< flash end address of bank1 */
#define FLASH_Bank2_Start_ADDR           ((uint32_t)0x08080000) /*!< flash start address of bank2 */
#define FLASH_Bank2_End_ADDR             ((uint32_t)0x080FFFFF) /*!< flash end address of bank2 */
#endif

/**
  * @brief flash flag
  */
#define FLASH_OBF_FLAG                   FLASH_Bank1_OBF_FLAG     /*!< flash operate busy flag */
#define FLASH_ODF_FLAG                   FLASH_Bank1_ODF_FLAG     /*!< flash operate done flag */
#define FLASH_PRGMERR_FLAG               FLASH_Bank1_PRGMERR_FLAG /*!< flash program error flag */
#define FLASH_EPPERR_FLAG                FLASH_Bank1_EPPERR_FLAG  /*!< flash erase/program protection error flag */
#define FLASH_Bank1_OBF_FLAG             ((uint32_t)0x00000001)   /*!< flash bank1 operate busy flag */
#define FLASH_Bank1_ODF_FLAG             ((uint32_t)0x00000020)   /*!< flash bank1 operate done flag */
#define FLASH_Bank1_PRGMERR_FLAG         ((uint32_t)0x00000004)   /*!< flash bank1 program error flag */
#define FLASH_Bank1_EPPERR_FLAG          ((uint32_t)0x00000010)   /*!< flash bank1 erase/program protection error flag */
#define FLASH_Bank2_OBF_FLAG             ((uint32_t)0x10000001)   /*!< flash bank2 operate busy flag */
#define FLASH_Bank2_ODF_FLAG             ((uint32_t)0x10000020)   /*!< flash bank2 operate done flag */
#define FLASH_Bank2_PRGMERR_FLAG         ((uint32_t)0x10000004)   /*!< flash bank2 program error flag */
#define FLASH_Bank2_EPPERR_FLAG          ((uint32_t)0x10000010)   /*!< flash bank2 erase/program protection error flag */
#define FLASH_USDERR_FLAG                ((uint32_t)0x40000001)   /*!< flash user system data error flag */

/**
  * @brief flash interrupts
  */
#define FLASH_ERR_INT                    FLASH_Bank1_ERR_INT    /*!< flash error interrupt */
#define FLASH_ODF_INT                    FLASH_Bank1_ODF_INT    /*!< flash operate done interrupt */
#define FLASH_Bank1_ERR_INT              ((uint32_t)0x00000001) /*!< flash bank1 error interrupt */
#define FLASH_Bank1_ODF_INT              ((uint32_t)0x00000002) /*!< flash bank1 operate done interrupt */
#define FLASH_Bank2_ERR_INT              ((uint32_t)0x00000004) /*!< flash bank2 error interrupt */
#define FLASH_Bank2_ODF_INT              ((uint32_t)0x00000008) /*!< flash bank2 operate done interrupt */

/**
  * @brief flash slib mask
  */
#define FLASH_sLib_Start_SECTOR          ((uint32_t)0x0000FFFF) /*!< flash slib start sector */
#define FLASH_sLib_INST_Start_SECTOR     ((uint32_t)0x0000FFFF) /*!< flash slib i-bus area start sector */
#define FLASH_sLib_End_SECTOR            ((uint32_t)0xFFFF0000) /*!< flash slib end sector */

/**
  * @brief user system data WDT_ato
  */
#define USD_WDT_ATO_Disable              ((uint16_t)0x0001) /*!< wdt auto start disabled  */
#define USD_WDT_ATO_Enable               ((uint16_t)0x0000) /*!< wdt auto start enabled */

/**
  * @brief user system data depslp_rst
  */
#define USD_DEPSLP_NO_RST                ((uint16_t)0x0002) /*!< no reset generated when entering in deepsleep */
#define USD_DEPSLP_RST                   ((uint16_t)0x0000) /*!< reset generated when entering in deepsleep */

/**
  * @brief user system data stdby_rst
  */
#define USD_STDBY_NO_RST                 ((uint16_t)0x0004) /*!< no reset generated when entering in standby */
#define USD_STDBY_RST                    ((uint16_t)0x0000) /*!< reset generated when entering in standby */

/**
  * @brief user system data btopt
  */
#define FLASH_BOOT_FROM_BANK1            ((uint16_t)0x0008) /*!< boot from bank1 */
#define FLASH_BOOT_FROM_BANK2            ((uint16_t)0x0000) /*!< boot from bank 2 or bank 1,depending on the activation of the bank */

/**
  * @brief user system data WDT_depslp
  */
#define USD_WDT_DEPSLP_CONTINUE          ((uint16_t)0x0020) /*!< wdt continue count when entering in deepsleep */
#define USD_WDT_DEPSLP_STOP              ((uint16_t)0x0000) /*!< wdt stop count when entering in deepsleep */

/**
  * @brief user system data WDT_stdby
  */
#define USD_WDT_STDBY_CONTINUE           ((uint16_t)0x0040) /*!< wdt continue count when entering in standby */
#define USD_WDT_STDBY_STOP               ((uint16_t)0x0000) /*!< wdt stop count when entering in standby */

/**
  * @brief flash timeout definition
  */
#define ERASE_TIMEOUT                    ((uint32_t)0x80000000) /*!< internal flash erase operation timeout */
#define PROGRAMMING_TIMEOUT              ((uint32_t)0x00100000) /*!< internal flash program operation timeout */
#define OPERATION_TIMEOUT                ((uint32_t)0x10000000) /*!< flash common operation timeout */

/**
  * @brief set the flash clock divider definition
  * @param  div: the flash clock divider.
  *         this parameter can be one of the following values:
  *         - FLASH_Clock_DIV_2
  *         - FLASH_Clock_DIV_3
  *         - FLASH_Clock_DIV_4
  */
#define FLASH_Clock_divider_Set(div)     (FLASH->divr_bit.fdiv = div)

/**
  * @}
  */

/** @defgroup FLASH_exported_Types
  * @{
  */

/**
  * @brief  flash usd eopb0 type
  */
typedef enum {
    FLASH_Eopb0_SRAM_512K                  = 0x00, /*!< sram 512k, flash zw area 128k */
    FLASH_Eopb0_SRAM_448K                  = 0x01, /*!< sram 448k, flash zw area 192k */
    FLASH_Eopb0_SRAM_384K                  = 0x02, /*!< sram 384k, flash zw area 256k */
    FLASH_Eopb0_SRAM_320K                  = 0x03, /*!< sram 320k, flash zw area 320k */
    FLASH_Eopb0_SRAM_256K                  = 0x04, /*!< sram 256k, flash zw area 384k */
    FLASH_Eopb0_SRAM_192K                  = 0x05, /*!< sram 192k, flash zw area 448k */
    FLASH_Eopb0_SRAM_128K                  = 0x06  /*!< sram 128k, flash zw area 512k */
} FLASH_Usd_Eopb0_Type;

/**
  * @brief  flash clock divider type
  */
typedef enum {
    FLASH_Clock_DIV_2                      = 0x00, /*!< flash clock divide by 2 */
    FLASH_Clock_DIV_3                      = 0x01, /*!< flash clock divide by 3 */
    FLASH_Clock_DIV_4                      = 0x02  /*!< flash clock divide by 4 */
} FLASH_Clock_divider_Type;

/**
  * @brief  flash status type
  */
typedef enum {
    FLASH_OPERATE_BUSY                     = 0x00, /*!< flash status is operate busy */
    FLASH_PROGRAM_ERROR                    = 0x01, /*!< flash status is program error */
    FLASH_EPP_ERROR                        = 0x02, /*!< flash status is epp error */
    FLASH_OPERATE_DONE                     = 0x03, /*!< flash status is operate done */
    FLASH_OPERATE_TIMEOUT                  = 0x04  /*!< flash status is operate timeout */
} FLASH_Status_Type;

/**
  * @brief type define flash register all
  */
typedef struct {
    /**
      * @brief flash psr register, offset:0x00
      */
    union {
        __IO uint32_t psr;
        struct {
            __IO uint32_t reserved1            : 12;/* [11:0] */
            __IO uint32_t nzw_bst              : 1; /* [12] */
            __IO uint32_t nzw_bst_sts          : 1; /* [13] */
            __IO uint32_t reserved2            : 18;/* [31:14] */
        } psr_bit;
    };

    /**
      * @brief flash unlock register, offset:0x04
      */
    union {
        __IO uint32_t unlock;
        struct {
            __IO uint32_t ukval                : 32;/* [31:0] */
        } unlock_bit;
    };

    /**
      * @brief flash usd unlock register, offset:0x08
      */
    union {
        __IO uint32_t usd_unlock;
        struct {
            __IO uint32_t usd_ukval            : 32;/* [31:0] */
        } usd_unlock_bit;
    };

    /**
      * @brief flash sts register, offset:0x0C
      */
    union {
        __IO uint32_t sts;
        struct {
            __IO uint32_t obf                  : 1; /* [0] */
            __IO uint32_t reserved1            : 1; /* [1] */
            __IO uint32_t prgmerr              : 1; /* [2] */
            __IO uint32_t reserved2            : 1; /* [3] */
            __IO uint32_t epperr               : 1; /* [4] */
            __IO uint32_t odf                  : 1; /* [5] */
            __IO uint32_t reserved3            : 26;/* [31:6] */
        } sts_bit;
    };

    /**
      * @brief flash ctrl register, offset:0x10
      */
    union {
        __IO uint32_t ctrl;
        struct {
            __IO uint32_t fprgm                : 1; /* [0] */
            __IO uint32_t secers               : 1; /* [1] */
            __IO uint32_t bankers              : 1; /* [2] */
            __IO uint32_t blkers               : 1; /* [3] */
            __IO uint32_t usdprgm              : 1; /* [4] */
            __IO uint32_t usders               : 1; /* [5] */
            __IO uint32_t erstr                : 1; /* [6] */
            __IO uint32_t oplk                 : 1; /* [7] */
            __IO uint32_t reserved1            : 1; /* [8] */
            __IO uint32_t usdulks              : 1; /* [9] */
            __IO uint32_t errie                : 1; /* [10] */
            __IO uint32_t reserved2            : 1; /* [11] */
            __IO uint32_t odfie                : 1; /* [12] */
            __IO uint32_t reserved3            : 19;/* [31:13] */
        } ctrl_bit;
    };

    /**
      * @brief flash addr register, offset:0x14
      */
    union {
        __IO uint32_t addr;
        struct {
            __IO uint32_t fa                   : 32;/* [31:0] */
        } addr_bit;
    };

    /**
      * @brief flash reserved1 register, offset:0x18
      */
    __IO uint32_t reserved1;

    /**
      * @brief flash usd register, offset:0x1C
      */
    union {
        __IO uint32_t usd;
        struct {
            __IO uint32_t usderr               : 1; /* [0] */
            __IO uint32_t fap                  : 1; /* [1] */
            __IO uint32_t WDT_ato_en           : 1; /* [2] */
            __IO uint32_t depslp_rst           : 1; /* [3] */
            __IO uint32_t stdby_rst            : 1; /* [4] */
            __IO uint32_t btopt                : 1; /* [5] */
            __IO uint32_t reserved1            : 1; /* [6] */
            __IO uint32_t WDT_depslp           : 1; /* [7] */
            __IO uint32_t WDT_stdby            : 1; /* [8] */
            __IO uint32_t reserved2            : 1; /* [9] */
            __IO uint32_t user_d0              : 8; /* [17:10] */
            __IO uint32_t user_d1              : 8; /* [25:18] */
            __IO uint32_t reserved3            : 6; /* [31:26] */
        } usd_bit;
    };

    /**
      * @brief flash epps0 register, offset:0x20
      */
    union {
        __IO uint32_t epps0;
        struct {
            __IO uint32_t epps                 : 32;/* [31:0] */
        } epps0_bit;
    };

    /**
      * @brief flash reserved2 register, offset:0x28~0x24
      */
    __IO uint32_t reserved2[2];

    /**
    * @brief flash epps1 register, offset:0x2C
    */
    union {
        __IO uint32_t epps1;
        struct {
            __IO uint32_t epps                 : 32;/* [31:0] */
        } epps1_bit;
    };

    /**
      * @brief flash reserved3 register, offset:0x40~0x30
      */
    __IO uint32_t reserved3[5];

    /**
      * @brief flash unlock2 register, offset:0x44
      */
    union {
        __IO uint32_t unlock2;
        struct {
            __IO uint32_t ukval                : 32;/* [31:0] */
        } unlock2_bit;
    };

    /**
      * @brief flash reserved4 register, offset:0x48
      */
    __IO uint32_t reserved4;

    /**
      * @brief flash sts2 register, offset:0x4C
      */
    union {
        __IO uint32_t sts2;
        struct {
            __IO uint32_t obf                  : 1; /* [0] */
            __IO uint32_t reserved1            : 1; /* [1] */
            __IO uint32_t prgmerr              : 1; /* [2] */
            __IO uint32_t reserved2            : 1; /* [3] */
            __IO uint32_t epperr               : 1; /* [4] */
            __IO uint32_t odf                  : 1; /* [5] */
            __IO uint32_t reserved3            : 26;/* [31:6] */
        } sts2_bit;
    };

    /**
      * @brief flash ctrl2 register, offset:0x50
      */
    union {
        __IO uint32_t ctrl2;
        struct {
            __IO uint32_t fprgm                : 1; /* [0] */
            __IO uint32_t secers               : 1; /* [1] */
            __IO uint32_t bankers              : 1; /* [2] */
            __IO uint32_t blkers               : 1; /* [3] */
            __IO uint32_t reserved1            : 2; /* [5:4] */
            __IO uint32_t erstr                : 1; /* [6] */
            __IO uint32_t oplk                 : 1; /* [7] */
            __IO uint32_t reserved2            : 2; /* [9:8] */
            __IO uint32_t errie                : 1; /* [10] */
            __IO uint32_t reserved3            : 1; /* [11] */
            __IO uint32_t odfie                : 1; /* [12] */
            __IO uint32_t reserved4            : 19;/* [31:13] */
        } ctrl2_bit;
    };

    /**
      * @brief flash addr2 register, offset:0x54
      */
    union {
        __IO uint32_t addr2;
        struct {
            __IO uint32_t fa                   : 32;/* [31:0] */
        } addr2_bit;
    };

    /**
      * @brief flash contr register, offset:0x58
      */
    union {
        __IO uint32_t contr;
        struct {
            __IO uint32_t reserved1            : 31;/* [30:0] */
            __IO uint32_t fcontr_en            : 1; /* [31] */
        } contr_bit;
    };

    /**
      * @brief flash reserved5 register, offset:0x5C
      */
    __IO uint32_t reserved5;

    /**
      * @brief flash divr register, offset:0x60
      */
    union {
        __IO uint32_t divr;
        struct {
            __IO uint32_t fdiv                 : 2; /* [1:0] */
            __IO uint32_t reserved1            : 2; /* [3:2] */
            __IO uint32_t fdiv_sts             : 2; /* [5:4] */
            __IO uint32_t reserved2            : 26;/* [31:6] */
        } divr_bit;
    };

    /**
      * @brief flash reserved6 register, offset:0xC4~0x64
      */
    __IO uint32_t reserved6[25];

    /**
      * @brief flash slib_sts2 register, offset:0xC8
      */
    union {
        __IO uint32_t slib_sts2;
        struct {
            __IO uint32_t slib_inst_ss         : 16;/* [15:0] */
            __IO uint32_t reserved1            : 16;/* [31:16] */
        } slib_sts2_bit;
    };

    /**
      * @brief flash slib_sts0 register, offset:0xCC
      */
    union {
        __IO uint32_t slib_sts0;
        struct {
            __IO uint32_t reserved1            : 3; /* [2:0] */
            __IO uint32_t slib_enf             : 1; /* [3] */
            __IO uint32_t reserved2            : 28;/* [31:4] */
        } slib_sts0_bit;
    };

    /**
      * @brief flash slib_sts1 register, offset:0xD0
      */
    union {
        __IO uint32_t slib_sts1;
        struct {
            __IO uint32_t slib_ss              : 16;/* [15:0] */
            __IO uint32_t slib_es              : 16;/* [31:16] */
        } slib_sts1_bit;
    };

    /**
      * @brief flash slib_pwd_clr register, offset:0xD4
      */
    union {
        __IO uint32_t slib_pwd_clr;
        struct {
            __IO uint32_t slib_pclr_val        : 32;/* [31:0] */
        } slib_pwd_clr_bit;
    };

    /**
      * @brief flash slib_misc_sts register, offset:0xD8
      */
    union {
        __IO uint32_t slib_misc_sts;
        struct {
            __IO uint32_t slib_pwd_err         : 1; /* [0] */
            __IO uint32_t slib_pwd_ok          : 1; /* [1] */
            __IO uint32_t slib_ulkf            : 1; /* [2] */
            __IO uint32_t reserved1            : 13;/* [15:3] */
            __IO uint32_t slib_rcnt            : 9; /* [24:16] */
            __IO uint32_t reserved2            : 7; /* [31:25] */
        } slib_misc_sts_bit;
    };

    /**
      * @brief flash slib_Set_pwd register, offset:0xDC
      */
    union {
        __IO uint32_t slib_Set_pwd;
        struct {
            __IO uint32_t slib_pset_val        : 32;/* [31:0] */
        } slib_Set_pwd_bit;
    };

    /**
      * @brief flash slib_Set_range0 register, offset:0xE0
      */
    union {
        __IO uint32_t slib_Set_range0;
        struct {
            __IO uint32_t slib_ss_Set          : 16;/* [15:0] */
            __IO uint32_t slib_es_Set          : 16;/* [31:16] */
        } slib_Set_range0_bit;
    };

    /**
    * @brief flash slib_Set_range1 register, offset:0xE4
    */
    union {
        __IO uint32_t slib_Set_range1;
        struct {
            __IO uint32_t slib_iss_Set         : 16;/* [15:0] */
            __IO uint32_t reserved1            : 15;/* [30:16] */
            __IO uint32_t set_sLib_strt        : 1; /* [31] */
        } slib_Set_range1_bit;
    };

    /**
      * @brief flash reserved7 register, offset:0xEC~0xE8
      */
    __IO uint32_t reserved7[2];

    /**
      * @brief flash slib_unlock register, offset:0xF0
      */
    union {
        __IO uint32_t slib_unlock;
        struct {
            __IO uint32_t slib_ukval           : 32;/* [31:0] */
        } slib_unlock_bit;
    };

    /**
      * @brief flash CRC_ctrl register, offset:0xF4
      */
    union {
        __IO uint32_t CRC_ctrl;
        struct {
            __IO uint32_t CRC_ss               : 12;/* [11:0] */
            __IO uint32_t CRC_sn               : 12;/* [23:12] */
            __IO uint32_t reserved1            : 7; /* [30:24] */
            __IO uint32_t CRC_strt             : 1; /* [31] */
        } CRC_ctrl_bit;
    };

    /**
      * @brief flash CRC_chkr register, offset:0xF8
      */
    union {
        __IO uint32_t CRC_chkr;
        struct {
            __IO uint32_t CRC_chkr             : 32;/* [31:0] */
        } CRC_chkr_bit;
    };

} FLASH_Type;

/**
  * @brief user system data
  */
typedef struct {
    __IO uint16_t fap;
    __IO uint16_t ssb;
    __IO uint16_t data0;
    __IO uint16_t data1;
    __IO uint16_t epp0;
    __IO uint16_t epp1;
    __IO uint16_t epp2;
    __IO uint16_t epp3;
    __IO uint16_t eopb0;
    __IO uint16_t reserved1;
    __IO uint16_t epp4;
    __IO uint16_t epp5;
    __IO uint16_t epp6;
    __IO uint16_t epp7;
    __IO uint16_t reserved2[12];
    __IO uint16_t qspikey[8];
} usd_Type;

/**
  * @}
  */

#define FLASH                            ((FLASH_Type *) FLASH_REG_BASE)
#define USD                              ((usd_Type *) USD_BASE)

/** @defgroup FLASH_exported_functions
  * @{
  */

flag_status FLASH_Flag_Get(uint32_t FLASH_flag);
void FLASH_Flag_Clear(uint32_t FLASH_flag);
FLASH_Status_Type FLASH_Operation_Status_Get(void);
FLASH_Status_Type FLASH_Bank1_Operation_Status_Get(void);
FLASH_Status_Type FLASH_Bank2_Operation_Status_Get(void);
FLASH_Status_Type FLASH_Operation_Wait_For(uint32_t time_out);
FLASH_Status_Type FLASH_Bank1_Operation_Wait_For(uint32_t time_out);
FLASH_Status_Type FLASH_Bank2_Operation_Wait_For(uint32_t time_out);
void FLASH_Unlock(void);
void FLASH_Bank1_unlock(void);
void FLASH_Bank2_unlock(void);
void FLASH_Lock(void);
void FLASH_Bank1_lock(void);
void FLASH_Bank2_lock(void);
FLASH_Status_Type FLASH_Sector_Erase(uint32_t sector_Address);
FLASH_Status_Type FLASH_Block_Erase(uint32_t block_Address);
FLASH_Status_Type FLASH_Internal_All_Erase(void);
FLASH_Status_Type FLASH_Bank1_Erase(void);
FLASH_Status_Type FLASH_Bank2_Erase(void);
FLASH_Status_Type FLASH_User_System_Data_Erase(void);
FLASH_Status_Type FLASH_Eopb0_Config(FLASH_Usd_Eopb0_Type data);
FLASH_Status_Type FLASH_Word_program(uint32_t address, uint32_t data);
FLASH_Status_Type FLASH_halfword_program(uint32_t address, uint16_t data);
FLASH_Status_Type FLASH_Byte_program(uint32_t address, uint8_t data);
FLASH_Status_Type FLASH_User_System_Data_program(uint32_t address, uint8_t data);
FLASH_Status_Type FLASH_EPP_Set(uint32_t *sector_bits);
void FLASH_EPP_Status_Get(uint32_t *sector_bits);
FLASH_Status_Type FLASH_Fap_Enable(confirm_state new_state);
flag_status FLASH_Fap_Status_Get(void);
FLASH_Status_Type FLASH_SSB_Set(uint8_t usd_ssb);
uint8_t FLASH_SSB_Status_Get(void);
void FLASH_Interrupt_Enable(uint32_t FLASH_int, confirm_state new_state);
FLASH_Status_Type FLASH_sLib_Enable(uint32_t pwd, uint16_t start_sector, uint16_t inst_Start_sector, uint16_t end_sector);
error_status FLASH_sLib_Disable(uint32_t pwd);
uint32_t FLASH_sLib_Remaining_Count_Get(void);
flag_status FLASH_sLib_State_Get(void);
uint16_t FLASH_sLib_Start_Sector_Get(void);
uint16_t FLASH_sLib_Inststart_Sector_Get(void);
uint16_t FLASH_sLib_End_Sector_Get(void);
uint32_t FLASH_CRC_Calibrate(uint32_t start_sector, uint32_t sector_cnt);
void FLASH_NZW_Boost_Enable(confirm_state new_state);
void FLASH_Continue_Read_Enable(confirm_state new_state);

/**
  * @}
  */

/**
  * @}
  */

/**
  * @}
  */

#ifdef __cplusplus
}
#endif

#endif
