Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/Top_TestBench_isim_beh.exe -prj Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/Top_TestBench_beh.prj work.Top_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/SignExtend.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/RegisterFile.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/ProgramCounter.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/PCPlus1.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/PCBranch.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/MainMux.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/MainDecoder.v" into library work
WARNING:HDLCompiler:568 - "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/MainDecoder.v" Line 38: Constant value is truncated to fit in <9> bits.
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/ALUDecoder.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/ALU.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/DataPath.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/ControlUnit.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/MIPS.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/InstructionMem.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/DataMemory.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/TopModule.v" into library work
Analyzing Verilog file "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/Top_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/Top_TestBench.v" Line 37: Port Reset is not connected to this instance
WARNING:HDLCompiler:189 - "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/DataPath.v" Line 36: Size mismatch in connection of port <PC>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/DataPath.v" Line 38: Size mismatch in connection of port <SignImm>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/DataPath.v" Line 42: Size mismatch in connection of port <One>. Formal port size is 32-bit while actual signal size is 5-bit.
Completed static elaboration
Compiling module MainDecoder
Compiling module ALUDecoder
Compiling module ControlUnit
Compiling module ProgramCounter(Width=32)
Compiling module PCPlus1
Compiling module SignExtend
Compiling module PCBranch
Compiling module MainMux
Compiling module RegisterFile
Compiling module ALU
Compiling module DataPath
Compiling module MIPS
Compiling module InstructionMem
Compiling module DataMemory
Compiling module TopModule
Compiling module Top_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable Y:/School/College/4.Senior/Spring Semester/CompE475/Spring 2017/HW2/MicroProccesor/Top_TestBench_isim_beh.exe
Fuse Memory Usage: 27176 KB
Fuse CPU Usage: 1031 ms
