# RISC-V
RISC-V model built in Systemverilog

This is an implementation of the basic 64 bit RISC-V ISA. Project is still in its early stages as of now. Mostly just working on ALU and operation functionality 
