ISim log file
Running: C:\Users\Marco\Dropbox\School\WINTER 2017\161L\Labs\CS-161L\Lab5 - Pilepile CPU\cs161_processor_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/cs161_processor_testbench_isim_beh.wdb 
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 8 of actual signal pc_temp.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 8 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 8 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 8 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 8 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
