module testbench();

timeunit 10ns;
timeprecision 1ns;

logic        CLOCK_50;
logic [1:0]  KEY;
logic [7:0]  LEDG;
logic [17:0] LEDR;
logic [6:0]  HEX0;
logic [6:0]  HEX1;
logic [6:0]  HEX2;
logic [6:0]  HEX3;
logic [6:0]  HEX4;
logic [6:0]  HEX5;
logic [6:0]  HEX6;
logic [6:0]  HEX7;
logic [12:0] DRAM_ADDR;
logic [1:0]  DRAM_BA;
logic        DRAM_CAS_N;
logic        DRAM_CKE;
logic        DRAM_CS_N;
logic [31:0] DRAM_DQ;
logic [3:0]  DRAM_DQM;
logic        DRAM_RAS_N;
logic        DRAM_WE_N;
logic        DRAM_CLK;

lab9_top test(.*);

always begin : CLOCK_GENERATION 
	#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION 
	Clk = 0;
end

initial begin: TEST_VECTORS

end
