/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project   -part LFE5U_45F  -package BG381C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/synlog/report/project_project_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  sdram_fpga_hex_oled  -implementation  project  -flow mapping  -multisrs  -oedif  /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/project_project.edi   -autoconstraint  -freq 1.000   /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/synwork/project_project_prem.srd  -devicelib  /usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -ologparam  /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/syntmp/project_project.plg  -osyn  /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/project_project.srm  -prjdir  /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/  -prjname  proj_1  -log  /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project/synlog/project_project_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice -prodtype synplify_pro -encrypt -pro -rundir ../../project -part LFE5U_45F -package BG381C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ../synlog/report/project_project_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module sdram_fpga_hex_oled -implementation project -flow mapping -multisrs -oedif ../project_project.edi -autoconstraint -freq 1.000 ../synwork/project_project_prem.srd -devicelib /usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v -devicelib /usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v -ologparam project_project.plg -osyn ../project_project.srm -prjdir ../ -prjname proj_1 -log ../synlog/project_project_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:../project_project.edi|io:o|time:1708207382|size:443601|exec:0|csum:
file:../synwork/project_project_prem.srd|io:i|time:1708207379|size:45618|exec:0|csum:05E6B5B75471BCD8837B887734DDCE83
file:/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|io:i|time:1691686808|size:87869|exec:0|csum:47AE03E6BBE19DB3AAEE31C380B909AC
file:/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|io:i|time:1691686809|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:project_project.plg|io:o|time:1708207382|size:1131|exec:0|csum:
file:../project_project.srm|io:o|time:1708207382|size:26346|exec:0|csum:
file:../synlog/project_project_fpga_mapper.srr|io:o|time:1708207382|size:125050|exec:0|csum:
file:/usr/local/diamond/3.13/synpbase/linux_a_64/m_gen_lattice|io:i|time:1693507372|size:49557440|exec:1|csum:C005F104E5A9947FAD7D7BB4DEA0E444
file:/usr/local/diamond/3.13/synpbase/bin/m_gen_lattice|io:i|time:1691687020|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
