
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000030  00800200  00001c8c  00001d20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c8c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  00800230  00800230  00001d50  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001d50  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b8  00000000  00000000  00001d80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001317  00000000  00000000  00002038  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a9e  00000000  00000000  0000334f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001652  00000000  00000000  00003ded  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000754  00000000  00000000  00005440  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006ef  00000000  00000000  00005b94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d04  00000000  00000000  00006283  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  00006f87  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 2f 09 	jmp	0x125e	; 0x125e <__vector_39>
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	5e 09       	sbc	r21, r14
      e6:	cc 09       	sbc	r28, r12
      e8:	cc 09       	sbc	r28, r12
      ea:	cc 09       	sbc	r28, r12
      ec:	cc 09       	sbc	r28, r12
      ee:	cc 09       	sbc	r28, r12
      f0:	cc 09       	sbc	r28, r12
      f2:	cc 09       	sbc	r28, r12
      f4:	5e 09       	sbc	r21, r14
      f6:	cc 09       	sbc	r28, r12
      f8:	cc 09       	sbc	r28, r12
      fa:	cc 09       	sbc	r28, r12
      fc:	cc 09       	sbc	r28, r12
      fe:	cc 09       	sbc	r28, r12
     100:	cc 09       	sbc	r28, r12
     102:	cc 09       	sbc	r28, r12
     104:	60 09       	sbc	r22, r0
     106:	cc 09       	sbc	r28, r12
     108:	cc 09       	sbc	r28, r12
     10a:	cc 09       	sbc	r28, r12
     10c:	cc 09       	sbc	r28, r12
     10e:	cc 09       	sbc	r28, r12
     110:	cc 09       	sbc	r28, r12
     112:	cc 09       	sbc	r28, r12
     114:	cc 09       	sbc	r28, r12
     116:	cc 09       	sbc	r28, r12
     118:	cc 09       	sbc	r28, r12
     11a:	cc 09       	sbc	r28, r12
     11c:	cc 09       	sbc	r28, r12
     11e:	cc 09       	sbc	r28, r12
     120:	cc 09       	sbc	r28, r12
     122:	cc 09       	sbc	r28, r12
     124:	60 09       	sbc	r22, r0
     126:	cc 09       	sbc	r28, r12
     128:	cc 09       	sbc	r28, r12
     12a:	cc 09       	sbc	r28, r12
     12c:	cc 09       	sbc	r28, r12
     12e:	cc 09       	sbc	r28, r12
     130:	cc 09       	sbc	r28, r12
     132:	cc 09       	sbc	r28, r12
     134:	cc 09       	sbc	r28, r12
     136:	cc 09       	sbc	r28, r12
     138:	cc 09       	sbc	r28, r12
     13a:	cc 09       	sbc	r28, r12
     13c:	cc 09       	sbc	r28, r12
     13e:	cc 09       	sbc	r28, r12
     140:	cc 09       	sbc	r28, r12
     142:	cc 09       	sbc	r28, r12
     144:	c6 09       	sbc	r28, r6
     146:	cc 09       	sbc	r28, r12
     148:	cc 09       	sbc	r28, r12
     14a:	cc 09       	sbc	r28, r12
     14c:	cc 09       	sbc	r28, r12
     14e:	cc 09       	sbc	r28, r12
     150:	cc 09       	sbc	r28, r12
     152:	cc 09       	sbc	r28, r12
     154:	97 09       	sbc	r25, r7
     156:	cc 09       	sbc	r28, r12
     158:	cc 09       	sbc	r28, r12
     15a:	cc 09       	sbc	r28, r12
     15c:	cc 09       	sbc	r28, r12
     15e:	cc 09       	sbc	r28, r12
     160:	cc 09       	sbc	r28, r12
     162:	cc 09       	sbc	r28, r12
     164:	cc 09       	sbc	r28, r12
     166:	cc 09       	sbc	r28, r12
     168:	cc 09       	sbc	r28, r12
     16a:	cc 09       	sbc	r28, r12
     16c:	cc 09       	sbc	r28, r12
     16e:	cc 09       	sbc	r28, r12
     170:	cc 09       	sbc	r28, r12
     172:	cc 09       	sbc	r28, r12
     174:	87 09       	sbc	r24, r7
     176:	cc 09       	sbc	r28, r12
     178:	cc 09       	sbc	r28, r12
     17a:	cc 09       	sbc	r28, r12
     17c:	cc 09       	sbc	r28, r12
     17e:	cc 09       	sbc	r28, r12
     180:	cc 09       	sbc	r28, r12
     182:	cc 09       	sbc	r28, r12
     184:	af 09       	sbc	r26, r15

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e8       	ldi	r30, 0x8C	; 140
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 33       	cpi	r26, 0x30	; 48
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 e3       	ldi	r26, 0x30	; 48
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 34       	cpi	r26, 0x49	; 73
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	7c d0       	rcall	.+248    	; 0x2ba <main>
     1c2:	0c 94 44 0e 	jmp	0x1c88	; 0x1c88 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
	ADCSRA |= (1<<ADSC);
}*/

int adc_done(){
	return (ADCSRA & (1<<ADIF));
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	8c e7       	ldi	r24, 0x7C	; 124
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	2c e7       	ldi	r18, 0x7C	; 124
     1d6:	30 e0       	ldi	r19, 0x00	; 0
     1d8:	f9 01       	movw	r30, r18
     1da:	20 81       	ld	r18, Z
     1dc:	20 68       	ori	r18, 0x80	; 128
     1de:	fc 01       	movw	r30, r24
     1e0:	20 83       	st	Z, r18
     1e2:	8c e7       	ldi	r24, 0x7C	; 124
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	2c e7       	ldi	r18, 0x7C	; 124
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	f9 01       	movw	r30, r18
     1ec:	20 81       	ld	r18, Z
     1ee:	2f 7b       	andi	r18, 0xBF	; 191
     1f0:	fc 01       	movw	r30, r24
     1f2:	20 83       	st	Z, r18
     1f4:	8c e7       	ldi	r24, 0x7C	; 124
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	2c e7       	ldi	r18, 0x7C	; 124
     1fa:	30 e0       	ldi	r19, 0x00	; 0
     1fc:	f9 01       	movw	r30, r18
     1fe:	20 81       	ld	r18, Z
     200:	2f 7d       	andi	r18, 0xDF	; 223
     202:	fc 01       	movw	r30, r24
     204:	20 83       	st	Z, r18
     206:	80 e3       	ldi	r24, 0x30	; 48
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	20 e3       	ldi	r18, 0x30	; 48
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	f9 01       	movw	r30, r18
     210:	20 81       	ld	r18, Z
     212:	2e 7f       	andi	r18, 0xFE	; 254
     214:	fc 01       	movw	r30, r24
     216:	20 83       	st	Z, r18
     218:	8b e7       	ldi	r24, 0x7B	; 123
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	2b e7       	ldi	r18, 0x7B	; 123
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	f9 01       	movw	r30, r18
     222:	20 81       	ld	r18, Z
     224:	27 7f       	andi	r18, 0xF7	; 247
     226:	fc 01       	movw	r30, r24
     228:	20 83       	st	Z, r18
     22a:	8c e7       	ldi	r24, 0x7C	; 124
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	2c e7       	ldi	r18, 0x7C	; 124
     230:	30 e0       	ldi	r19, 0x00	; 0
     232:	f9 01       	movw	r30, r18
     234:	20 81       	ld	r18, Z
     236:	20 7e       	andi	r18, 0xE0	; 224
     238:	fc 01       	movw	r30, r24
     23a:	20 83       	st	Z, r18
     23c:	8a e7       	ldi	r24, 0x7A	; 122
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	2a e7       	ldi	r18, 0x7A	; 122
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	f9 01       	movw	r30, r18
     246:	20 81       	ld	r18, Z
     248:	27 60       	ori	r18, 0x07	; 7
     24a:	fc 01       	movw	r30, r24
     24c:	20 83       	st	Z, r18
     24e:	8b e7       	ldi	r24, 0x7B	; 123
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	2b e7       	ldi	r18, 0x7B	; 123
     254:	30 e0       	ldi	r19, 0x00	; 0
     256:	f9 01       	movw	r30, r18
     258:	20 81       	ld	r18, Z
     25a:	28 7f       	andi	r18, 0xF8	; 248
     25c:	fc 01       	movw	r30, r24
     25e:	20 83       	st	Z, r18
     260:	8a e7       	ldi	r24, 0x7A	; 122
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	2a e7       	ldi	r18, 0x7A	; 122
     266:	30 e0       	ldi	r19, 0x00	; 0
     268:	f9 01       	movw	r30, r18
     26a:	20 81       	ld	r18, Z
     26c:	20 68       	ori	r18, 0x80	; 128
     26e:	fc 01       	movw	r30, r24
     270:	20 83       	st	Z, r18
     272:	df 91       	pop	r29
     274:	cf 91       	pop	r28
     276:	08 95       	ret

00000278 <read_adc_out>:

int read_adc_out(){
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
	//ADCSRA |= (1<<ADIF);				//Clear interrupt flag. 
	
	ADCSRA |= (1<<ADSC);				//Start ADC. First run takes 25 cycles. Others take 13.
     280:	8a e7       	ldi	r24, 0x7A	; 122
     282:	90 e0       	ldi	r25, 0x00	; 0
     284:	2a e7       	ldi	r18, 0x7A	; 122
     286:	30 e0       	ldi	r19, 0x00	; 0
     288:	f9 01       	movw	r30, r18
     28a:	20 81       	ld	r18, Z
     28c:	20 64       	ori	r18, 0x40	; 64
     28e:	fc 01       	movw	r30, r24
     290:	20 83       	st	Z, r18
	
	while ((ADCSRA & (1<<ADSC))) {}		//Wait till conversion is done. 
     292:	00 00       	nop
     294:	8a e7       	ldi	r24, 0x7A	; 122
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	fc 01       	movw	r30, r24
     29a:	80 81       	ld	r24, Z
     29c:	88 2f       	mov	r24, r24
     29e:	90 e0       	ldi	r25, 0x00	; 0
     2a0:	80 74       	andi	r24, 0x40	; 64
     2a2:	99 27       	eor	r25, r25
     2a4:	00 97       	sbiw	r24, 0x00	; 0
     2a6:	b1 f7       	brne	.-20     	; 0x294 <read_adc_out+0x1c>
	
	return ADCH;
     2a8:	89 e7       	ldi	r24, 0x79	; 121
     2aa:	90 e0       	ldi	r25, 0x00	; 0
     2ac:	fc 01       	movw	r30, r24
     2ae:	80 81       	ld	r24, Z
     2b0:	88 2f       	mov	r24, r24
     2b2:	90 e0       	ldi	r25, 0x00	; 0
}
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	08 95       	ret

000002ba <main>:

//void test_pwm_duty();



int main(void){
     2ba:	cf 93       	push	r28
     2bc:	df 93       	push	r29
     2be:	cd b7       	in	r28, 0x3d	; 61
     2c0:	de b7       	in	r29, 0x3e	; 62
     2c2:	a7 97       	sbiw	r28, 0x27	; 39
     2c4:	0f b6       	in	r0, 0x3f	; 63
     2c6:	f8 94       	cli
     2c8:	de bf       	out	0x3e, r29	; 62
     2ca:	0f be       	out	0x3f, r0	; 63
     2cc:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
     2ce:	87 e6       	ldi	r24, 0x67	; 103
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <UART_Init>
	printf("Atmega2560 start.\n");
     2d6:	89 e0       	ldi	r24, 0x09	; 9
     2d8:	92 e0       	ldi	r25, 0x02	; 2
     2da:	0e 94 cf 0c 	call	0x199e	; 0x199e <puts>
	
	CAN_init();
     2de:	50 d0       	rcall	.+160    	; 0x380 <CAN_init>
	motor_init();
     2e0:	4d d1       	rcall	.+666    	; 0x57c <motor_init>
	pwm_init();
     2e2:	ad d4       	rcall	.+2394   	; 0xc3e <pwm_init>
	solenoid_init();
     2e4:	30 d6       	rcall	.+3168   	; 0xf46 <solenoid_init>
	ir_init();
     2e6:	2b d1       	rcall	.+598    	; 0x53e <ir_init>
	//calibrate_encoder();
	
	CAN_struct send_msg;
	send_msg.ID = NODE2_ID;
     2e8:	86 e1       	ldi	r24, 0x16	; 22
     2ea:	8c 83       	std	Y+4, r24	; 0x04
	send_msg.length=4;
     2ec:	84 e0       	ldi	r24, 0x04	; 4
     2ee:	8d 83       	std	Y+5, r24	; 0x05
	
	CAN_struct rcv_msg;
	rcv_msg.ID = RCV_ID;
     2f0:	83 e0       	ldi	r24, 0x03	; 3
     2f2:	8e 8b       	std	Y+22, r24	; 0x16
	rcv_msg.length = 4;
     2f4:	84 e0       	ldi	r24, 0x04	; 4
     2f6:	8f 8b       	std	Y+23, r24	; 0x17
	
	send_msg.data[0] = 0;	//joy_x
     2f8:	1f 82       	std	Y+7, r1	; 0x07
     2fa:	1e 82       	std	Y+6, r1	; 0x06
	send_msg.data[1] = 0;	//slider_left
     2fc:	19 86       	std	Y+9, r1	; 0x09
     2fe:	18 86       	std	Y+8, r1	; 0x08
	send_msg.data[2] = 0;	//button_left / interrupt
     300:	1b 86       	std	Y+11, r1	; 0x0b
     302:	1a 86       	std	Y+10, r1	; 0x0a
	
	rcv_msg.data[3] = 0;	//highscore value
     304:	1f 8e       	std	Y+31, r1	; 0x1f
     306:	1e 8e       	std	Y+30, r1	; 0x1e
	
	while(1){
		send_msg.data[3] = 0;	//highscore value			<---
     308:	1d 86       	std	Y+13, r1	; 0x0d
     30a:	1c 86       	std	Y+12, r1	; 0x0c
		
		rcv_msg.data[0] = 0;	//joy_x						<---
     30c:	19 8e       	std	Y+25, r1	; 0x19
     30e:	18 8e       	std	Y+24, r1	; 0x18
		rcv_msg.data[1] = 0;	//slider_left				<---
     310:	1b 8e       	std	Y+27, r1	; 0x1b
     312:	1a 8e       	std	Y+26, r1	; 0x1a
		rcv_msg.data[2] = 0;	//button_left / interrupt	<---
     314:	1d 8e       	std	Y+29, r1	; 0x1d
     316:	1c 8e       	std	Y+28, r1	; 0x1c
		
		rcv_CAN_message(&rcv_msg);
     318:	ce 01       	movw	r24, r28
     31a:	46 96       	adiw	r24, 0x16	; 22
     31c:	a2 d0       	rcall	.+324    	; 0x462 <rcv_CAN_message>
		
		if (rcv_msg.data[0] != 0){		//joy_x
     31e:	88 8d       	ldd	r24, Y+24	; 0x18
     320:	99 8d       	ldd	r25, Y+25	; 0x19
     322:	00 97       	sbiw	r24, 0x00	; 0
     324:	81 f0       	breq	.+32     	; 0x346 <main+0x8c>
			//printf("CAN joy data\n");
			int8_t temp_joy_x= rcv_msg.data[0];
     326:	88 8d       	ldd	r24, Y+24	; 0x18
     328:	99 8d       	ldd	r25, Y+25	; 0x19
     32a:	89 83       	std	Y+1, r24	; 0x01
			set_motor_dir(temp_joy_x);
     32c:	89 81       	ldd	r24, Y+1	; 0x01
     32e:	05 d3       	rcall	.+1546   	; 0x93a <set_motor_dir>
			uint8_t regulated_speed=speed_regulator(temp_joy_x, 0.01);
     330:	4a e0       	ldi	r20, 0x0A	; 10
     332:	57 ed       	ldi	r21, 0xD7	; 215
     334:	63 e2       	ldi	r22, 0x23	; 35
     336:	7c e3       	ldi	r23, 0x3C	; 60
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	87 d3       	rcall	.+1806   	; 0xa4a <speed_regulator>
     33c:	8a 83       	std	Y+2, r24	; 0x02
			//printf("speed %i\n", regulated_speed);
			send_motor_speed(regulated_speed);
     33e:	8a 81       	ldd	r24, Y+2	; 0x02
     340:	88 2f       	mov	r24, r24
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	df d2       	rcall	.+1470   	; 0x904 <send_motor_speed>
		}
		
		if (rcv_msg.data[1] != 0){		//slider_left
     346:	8a 8d       	ldd	r24, Y+26	; 0x1a
     348:	9b 8d       	ldd	r25, Y+27	; 0x1b
     34a:	00 97       	sbiw	r24, 0x00	; 0
     34c:	29 f0       	breq	.+10     	; 0x358 <main+0x9e>
			//printf("CAN slider data\n");
			uint8_t temp_slider = rcv_msg.data[1];
     34e:	8a 8d       	ldd	r24, Y+26	; 0x1a
     350:	9b 8d       	ldd	r25, Y+27	; 0x1b
     352:	8b 83       	std	Y+3, r24	; 0x03
			set_pwm_duty_cycle(temp_slider);
     354:	8b 81       	ldd	r24, Y+3	; 0x03
     356:	d0 d4       	rcall	.+2464   	; 0xcf8 <set_pwm_duty_cycle>
		}
		
		if (rcv_msg.data[2] != 0){		//button_left / interrupt
     358:	8c 8d       	ldd	r24, Y+28	; 0x1c
     35a:	9d 8d       	ldd	r25, Y+29	; 0x1d
     35c:	00 97       	sbiw	r24, 0x00	; 0
     35e:	29 f0       	breq	.+10     	; 0x36a <main+0xb0>
			printf("CAN button data\n");
     360:	8b e1       	ldi	r24, 0x1B	; 27
     362:	92 e0       	ldi	r25, 0x02	; 2
     364:	0e 94 cf 0c 	call	0x199e	; 0x199e <puts>
			push_solenoid();
     368:	07 d6       	rcall	.+3086   	; 0xf78 <push_solenoid>
		}
		
		send_msg.data[3] = score_count();
     36a:	4f d5       	rcall	.+2718   	; 0xe0a <score_count>
     36c:	9d 87       	std	Y+13, r25	; 0x0d
     36e:	8c 87       	std	Y+12, r24	; 0x0c
		
		send_CAN_message(& send_msg);
     370:	ce 01       	movw	r24, r28
     372:	04 96       	adiw	r24, 0x04	; 4
     374:	1d d0       	rcall	.+58     	; 0x3b0 <send_CAN_message>
		
		printf("loop\n"); 
     376:	8b e2       	ldi	r24, 0x2B	; 43
     378:	92 e0       	ldi	r25, 0x02	; 2
     37a:	0e 94 cf 0c 	call	0x199e	; 0x199e <puts>
	}
     37e:	c4 cf       	rjmp	.-120    	; 0x308 <main+0x4e>

00000380 <CAN_init>:

#define RX0IF 0



void CAN_init(){
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
	MCP2515_init();
     388:	f8 d2       	rcall	.+1520   	; 0x97a <MCP2515_init>
	
	bit_modify_MCP2515(MCP_RXB0CTRL, 0b01100000, 0xff);//set filters off
     38a:	4f ef       	ldi	r20, 0xFF	; 255
     38c:	60 e6       	ldi	r22, 0x60	; 96
     38e:	80 e6       	ldi	r24, 0x60	; 96
     390:	39 d3       	rcall	.+1650   	; 0xa04 <bit_modify_MCP2515>
	bit_modify_MCP2515( MCP_RXB0CTRL, 0b00000100, 0x00);//sett rollover off
     392:	40 e0       	ldi	r20, 0x00	; 0
     394:	64 e0       	ldi	r22, 0x04	; 4
     396:	80 e6       	ldi	r24, 0x60	; 96
     398:	35 d3       	rcall	.+1642   	; 0xa04 <bit_modify_MCP2515>
	
	bit_modify_MCP2515(MCP_CANINTE, 0b00000101, 0b00000001);//Set RX0 full enable
     39a:	41 e0       	ldi	r20, 0x01	; 1
     39c:	65 e0       	ldi	r22, 0x05	; 5
     39e:	8b e2       	ldi	r24, 0x2B	; 43
     3a0:	31 d3       	rcall	.+1634   	; 0xa04 <bit_modify_MCP2515>
	
	//bit_modify_MCP2515(MCP_CANCTRL,0xE0,MODE_LOOPBACK);//Enables loop back mode
	bit_modify_MCP2515(MCP_CANCTRL,0xF0,MODE_NORMAL);//Enables normal mode
     3a2:	40 e0       	ldi	r20, 0x00	; 0
     3a4:	60 ef       	ldi	r22, 0xF0	; 240
     3a6:	8f e0       	ldi	r24, 0x0F	; 15
     3a8:	2d d3       	rcall	.+1626   	; 0xa04 <bit_modify_MCP2515>
}
     3aa:	df 91       	pop	r29
     3ac:	cf 91       	pop	r28
     3ae:	08 95       	ret

000003b0 <send_CAN_message>:

void send_CAN_message(CAN_struct *msg){
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	00 d0       	rcall	.+0      	; 0x3b6 <send_CAN_message+0x6>
     3b6:	1f 92       	push	r1
     3b8:	cd b7       	in	r28, 0x3d	; 61
     3ba:	de b7       	in	r29, 0x3e	; 62
     3bc:	9c 83       	std	Y+4, r25	; 0x04
     3be:	8b 83       	std	Y+3, r24	; 0x03
	while (read_MCP2515(MCP_TXB0CTRL) & (1<<TXREQ)){// & TXREQ){ //will be cleared when finished
     3c0:	00 00       	nop
     3c2:	80 e3       	ldi	r24, 0x30	; 48
     3c4:	e3 d2       	rcall	.+1478   	; 0x98c <read_MCP2515>
     3c6:	88 2f       	mov	r24, r24
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	88 70       	andi	r24, 0x08	; 8
     3cc:	99 27       	eor	r25, r25
     3ce:	00 97       	sbiw	r24, 0x00	; 0
     3d0:	c1 f7       	brne	.-16     	; 0x3c2 <send_CAN_message+0x12>
		//wait until finished transmitting
	}

	//load SIDL
	write_MCP2515(MCP_TXB0_SIDL, (*msg).ID << 5);
     3d2:	8b 81       	ldd	r24, Y+3	; 0x03
     3d4:	9c 81       	ldd	r25, Y+4	; 0x04
     3d6:	fc 01       	movw	r30, r24
     3d8:	80 81       	ld	r24, Z
     3da:	82 95       	swap	r24
     3dc:	88 0f       	add	r24, r24
     3de:	80 7e       	andi	r24, 0xE0	; 224
     3e0:	68 2f       	mov	r22, r24
     3e2:	82 e3       	ldi	r24, 0x32	; 50
     3e4:	e8 d2       	rcall	.+1488   	; 0x9b6 <write_MCP2515>
	
	//load SIDH
	write_MCP2515(MCP_TXB0_SIDH, (*msg).ID >> 3);
     3e6:	8b 81       	ldd	r24, Y+3	; 0x03
     3e8:	9c 81       	ldd	r25, Y+4	; 0x04
     3ea:	fc 01       	movw	r30, r24
     3ec:	80 81       	ld	r24, Z
     3ee:	86 95       	lsr	r24
     3f0:	86 95       	lsr	r24
     3f2:	86 95       	lsr	r24
     3f4:	68 2f       	mov	r22, r24
     3f6:	81 e3       	ldi	r24, 0x31	; 49
     3f8:	de d2       	rcall	.+1468   	; 0x9b6 <write_MCP2515>

	write_MCP2515(MCP_TXB0_DLC,(char)(*msg).length);
     3fa:	8b 81       	ldd	r24, Y+3	; 0x03
     3fc:	9c 81       	ldd	r25, Y+4	; 0x04
     3fe:	fc 01       	movw	r30, r24
     400:	81 81       	ldd	r24, Z+1	; 0x01
     402:	68 2f       	mov	r22, r24
     404:	85 e3       	ldi	r24, 0x35	; 53
     406:	d7 d2       	rcall	.+1454   	; 0x9b6 <write_MCP2515>

	/*PUTTING DATA IN DATABUFFER*/
	for (int i=0; i < (*msg).length; i++){
     408:	1a 82       	std	Y+2, r1	; 0x02
     40a:	19 82       	std	Y+1, r1	; 0x01
     40c:	16 c0       	rjmp	.+44     	; 0x43a <send_CAN_message+0x8a>
		write_MCP2515(MCP_TXB0_D0+i,(char)(*msg).data[i]);
     40e:	2b 81       	ldd	r18, Y+3	; 0x03
     410:	3c 81       	ldd	r19, Y+4	; 0x04
     412:	89 81       	ldd	r24, Y+1	; 0x01
     414:	9a 81       	ldd	r25, Y+2	; 0x02
     416:	01 96       	adiw	r24, 0x01	; 1
     418:	88 0f       	add	r24, r24
     41a:	99 1f       	adc	r25, r25
     41c:	82 0f       	add	r24, r18
     41e:	93 1f       	adc	r25, r19
     420:	fc 01       	movw	r30, r24
     422:	80 81       	ld	r24, Z
     424:	91 81       	ldd	r25, Z+1	; 0x01
     426:	98 2f       	mov	r25, r24
     428:	89 81       	ldd	r24, Y+1	; 0x01
     42a:	8a 5c       	subi	r24, 0xCA	; 202
     42c:	69 2f       	mov	r22, r25
     42e:	c3 d2       	rcall	.+1414   	; 0x9b6 <write_MCP2515>
	write_MCP2515(MCP_TXB0_SIDH, (*msg).ID >> 3);

	write_MCP2515(MCP_TXB0_DLC,(char)(*msg).length);

	/*PUTTING DATA IN DATABUFFER*/
	for (int i=0; i < (*msg).length; i++){
     430:	89 81       	ldd	r24, Y+1	; 0x01
     432:	9a 81       	ldd	r25, Y+2	; 0x02
     434:	01 96       	adiw	r24, 0x01	; 1
     436:	9a 83       	std	Y+2, r25	; 0x02
     438:	89 83       	std	Y+1, r24	; 0x01
     43a:	8b 81       	ldd	r24, Y+3	; 0x03
     43c:	9c 81       	ldd	r25, Y+4	; 0x04
     43e:	fc 01       	movw	r30, r24
     440:	81 81       	ldd	r24, Z+1	; 0x01
     442:	28 2f       	mov	r18, r24
     444:	30 e0       	ldi	r19, 0x00	; 0
     446:	89 81       	ldd	r24, Y+1	; 0x01
     448:	9a 81       	ldd	r25, Y+2	; 0x02
     44a:	82 17       	cp	r24, r18
     44c:	93 07       	cpc	r25, r19
     44e:	fc f2       	brlt	.-66     	; 0x40e <send_CAN_message+0x5e>
		write_MCP2515(MCP_TXB0_D0+i,(char)(*msg).data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	c6 d2       	rcall	.+1420   	; 0x9e0 <request_to_send_MCP2515>
}
     454:	0f 90       	pop	r0
     456:	0f 90       	pop	r0
     458:	0f 90       	pop	r0
     45a:	0f 90       	pop	r0
     45c:	df 91       	pop	r29
     45e:	cf 91       	pop	r28
     460:	08 95       	ret

00000462 <rcv_CAN_message>:


void rcv_CAN_message(CAN_struct * msg){
     462:	1f 93       	push	r17
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	00 d0       	rcall	.+0      	; 0x46a <rcv_CAN_message+0x8>
     46a:	1f 92       	push	r1
     46c:	cd b7       	in	r28, 0x3d	; 61
     46e:	de b7       	in	r29, 0x3e	; 62
     470:	9c 83       	std	Y+4, r25	; 0x04
     472:	8b 83       	std	Y+3, r24	; 0x03
	
	msg->data[0] = 0;
     474:	8b 81       	ldd	r24, Y+3	; 0x03
     476:	9c 81       	ldd	r25, Y+4	; 0x04
     478:	fc 01       	movw	r30, r24
     47a:	13 82       	std	Z+3, r1	; 0x03
     47c:	12 82       	std	Z+2, r1	; 0x02
	msg->ID = 0;
     47e:	8b 81       	ldd	r24, Y+3	; 0x03
     480:	9c 81       	ldd	r25, Y+4	; 0x04
     482:	fc 01       	movw	r30, r24
     484:	10 82       	st	Z, r1
	msg->length = 0;
     486:	8b 81       	ldd	r24, Y+3	; 0x03
     488:	9c 81       	ldd	r25, Y+4	; 0x04
     48a:	fc 01       	movw	r30, r24
     48c:	11 82       	std	Z+1, r1	; 0x01

	//memset(&msg, 0, sizeof(CAN_struct));
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
     48e:	00 00       	nop
     490:	8c e2       	ldi	r24, 0x2C	; 44
     492:	7c d2       	rcall	.+1272   	; 0x98c <read_MCP2515>
     494:	88 2f       	mov	r24, r24
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	81 70       	andi	r24, 0x01	; 1
     49a:	99 27       	eor	r25, r25
     49c:	00 97       	sbiw	r24, 0x00	; 0
     49e:	c1 f3       	breq	.-16     	; 0x490 <rcv_CAN_message+0x2e>
	
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
     4a0:	81 e6       	ldi	r24, 0x61	; 97
     4a2:	74 d2       	rcall	.+1256   	; 0x98c <read_MCP2515>
     4a4:	88 2f       	mov	r24, r24
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	88 0f       	add	r24, r24
     4aa:	99 1f       	adc	r25, r25
     4ac:	88 0f       	add	r24, r24
     4ae:	99 1f       	adc	r25, r25
     4b0:	88 0f       	add	r24, r24
     4b2:	99 1f       	adc	r25, r25
     4b4:	18 2f       	mov	r17, r24
     4b6:	82 e6       	ldi	r24, 0x62	; 98
     4b8:	69 d2       	rcall	.+1234   	; 0x98c <read_MCP2515>
     4ba:	82 95       	swap	r24
     4bc:	86 95       	lsr	r24
     4be:	87 70       	andi	r24, 0x07	; 7
     4c0:	81 2b       	or	r24, r17
     4c2:	28 2f       	mov	r18, r24
     4c4:	8b 81       	ldd	r24, Y+3	; 0x03
     4c6:	9c 81       	ldd	r25, Y+4	; 0x04
     4c8:	fc 01       	movw	r30, r24
     4ca:	20 83       	st	Z, r18
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
     4cc:	85 e6       	ldi	r24, 0x65	; 101
     4ce:	5e d2       	rcall	.+1212   	; 0x98c <read_MCP2515>
     4d0:	28 2f       	mov	r18, r24
     4d2:	2f 70       	andi	r18, 0x0F	; 15
     4d4:	8b 81       	ldd	r24, Y+3	; 0x03
     4d6:	9c 81       	ldd	r25, Y+4	; 0x04
     4d8:	fc 01       	movw	r30, r24
     4da:	21 83       	std	Z+1, r18	; 0x01
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     4dc:	1a 82       	std	Y+2, r1	; 0x02
     4de:	19 82       	std	Y+1, r1	; 0x01
     4e0:	17 c0       	rjmp	.+46     	; 0x510 <rcv_CAN_message+0xae>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
     4e2:	89 81       	ldd	r24, Y+1	; 0x01
     4e4:	8a 59       	subi	r24, 0x9A	; 154
     4e6:	52 d2       	rcall	.+1188   	; 0x98c <read_MCP2515>
     4e8:	88 2f       	mov	r24, r24
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	9c 01       	movw	r18, r24
     4ee:	4b 81       	ldd	r20, Y+3	; 0x03
     4f0:	5c 81       	ldd	r21, Y+4	; 0x04
     4f2:	89 81       	ldd	r24, Y+1	; 0x01
     4f4:	9a 81       	ldd	r25, Y+2	; 0x02
     4f6:	01 96       	adiw	r24, 0x01	; 1
     4f8:	88 0f       	add	r24, r24
     4fa:	99 1f       	adc	r25, r25
     4fc:	84 0f       	add	r24, r20
     4fe:	95 1f       	adc	r25, r21
     500:	fc 01       	movw	r30, r24
     502:	31 83       	std	Z+1, r19	; 0x01
     504:	20 83       	st	Z, r18
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     506:	89 81       	ldd	r24, Y+1	; 0x01
     508:	9a 81       	ldd	r25, Y+2	; 0x02
     50a:	01 96       	adiw	r24, 0x01	; 1
     50c:	9a 83       	std	Y+2, r25	; 0x02
     50e:	89 83       	std	Y+1, r24	; 0x01
     510:	8b 81       	ldd	r24, Y+3	; 0x03
     512:	9c 81       	ldd	r25, Y+4	; 0x04
     514:	fc 01       	movw	r30, r24
     516:	81 81       	ldd	r24, Z+1	; 0x01
     518:	28 2f       	mov	r18, r24
     51a:	30 e0       	ldi	r19, 0x00	; 0
     51c:	89 81       	ldd	r24, Y+1	; 0x01
     51e:	9a 81       	ldd	r25, Y+2	; 0x02
     520:	82 17       	cp	r24, r18
     522:	93 07       	cpc	r25, r19
     524:	f4 f2       	brlt	.-68     	; 0x4e2 <rcv_CAN_message+0x80>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
	
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
     526:	40 e0       	ldi	r20, 0x00	; 0
     528:	61 e0       	ldi	r22, 0x01	; 1
     52a:	8c e2       	ldi	r24, 0x2C	; 44
     52c:	6b d2       	rcall	.+1238   	; 0xa04 <bit_modify_MCP2515>

	//printf("Message ID,data and length in receive-function %u , %d, %u \n", msg->ID,msg->data[0],msg->length);
		
	//return msg;

}
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	df 91       	pop	r29
     538:	cf 91       	pop	r28
     53a:	1f 91       	pop	r17
     53c:	08 95       	ret

0000053e <ir_init>:

#include "adc.h"



void ir_init(){
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
     542:	cd b7       	in	r28, 0x3d	; 61
     544:	de b7       	in	r29, 0x3e	; 62
	adc_init();
     546:	40 de       	rcall	.-896    	; 0x1c8 <adc_init>
	
	//kalibrer?
	
}
     548:	df 91       	pop	r29
     54a:	cf 91       	pop	r28
     54c:	08 95       	ret

0000054e <triggered_ir>:

/* Read IR LED and say if it's triggered/blocked. */
int triggered_ir(){
     54e:	cf 93       	push	r28
     550:	df 93       	push	r29
     552:	1f 92       	push	r1
     554:	1f 92       	push	r1
     556:	cd b7       	in	r28, 0x3d	; 61
     558:	de b7       	in	r29, 0x3e	; 62
	int out = read_adc_out();
     55a:	8e de       	rcall	.-740    	; 0x278 <read_adc_out>
     55c:	9a 83       	std	Y+2, r25	; 0x02
     55e:	89 83       	std	Y+1, r24	; 0x01
	if (out){
     560:	89 81       	ldd	r24, Y+1	; 0x01
     562:	9a 81       	ldd	r25, Y+2	; 0x02
     564:	00 97       	sbiw	r24, 0x00	; 0
     566:	19 f0       	breq	.+6      	; 0x56e <triggered_ir+0x20>
		return 0;
     568:	80 e0       	ldi	r24, 0x00	; 0
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	02 c0       	rjmp	.+4      	; 0x572 <triggered_ir+0x24>
	}
	//TODO Create trigger area somewhere. This is "digital filter".
	
	
	return 1;
     56e:	81 e0       	ldi	r24, 0x01	; 1
     570:	90 e0       	ldi	r25, 0x00	; 0
}
     572:	0f 90       	pop	r0
     574:	0f 90       	pop	r0
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	08 95       	ret

0000057c <motor_init>:

#define TWI_DAC_SLAVE_ADDR 0b01010000

/*motor baud rate is 115200*/

void motor_init(){
     57c:	cf 93       	push	r28
     57e:	df 93       	push	r29
     580:	cd b7       	in	r28, 0x3d	; 61
     582:	de b7       	in	r29, 0x3e	; 62
	TWI_Master_Initialise();
     584:	ff d5       	rcall	.+3070   	; 0x1184 <TWI_Master_Initialise>
	CAN_init();
     586:	fc de       	rcall	.-520    	; 0x380 <CAN_init>
	DDRD |= (1<<SCL) | (1<<SDA);	//Set SCL and SDA as output. 
     588:	8a e2       	ldi	r24, 0x2A	; 42
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	2a e2       	ldi	r18, 0x2A	; 42
     58e:	30 e0       	ldi	r19, 0x00	; 0
     590:	f9 01       	movw	r30, r18
     592:	20 81       	ld	r18, Z
     594:	23 60       	ori	r18, 0x03	; 3
     596:	fc 01       	movw	r30, r24
     598:	20 83       	st	Z, r18
	DDRK =0x00; //set A as input. Used to read encoder data
     59a:	87 e0       	ldi	r24, 0x07	; 7
     59c:	91 e0       	ldi	r25, 0x01	; 1
     59e:	fc 01       	movw	r30, r24
     5a0:	10 82       	st	Z, r1
	TWBR = 12;// Set SCK on TWI to 400kbps
     5a2:	88 eb       	ldi	r24, 0xB8	; 184
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	2c e0       	ldi	r18, 0x0C	; 12
     5a8:	fc 01       	movw	r30, r24
     5aa:	20 83       	st	Z, r18
	
	DDRH= 0xFF; //setting all PINH to output.
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	91 e0       	ldi	r25, 0x01	; 1
     5b0:	2f ef       	ldi	r18, 0xFF	; 255
     5b2:	fc 01       	movw	r30, r24
     5b4:	20 83       	st	Z, r18
	PORTH|=(1<<EN)|(1<<DIR)|(1<<RSTn);
     5b6:	82 e0       	ldi	r24, 0x02	; 2
     5b8:	91 e0       	ldi	r25, 0x01	; 1
     5ba:	22 e0       	ldi	r18, 0x02	; 2
     5bc:	31 e0       	ldi	r19, 0x01	; 1
     5be:	f9 01       	movw	r30, r18
     5c0:	20 81       	ld	r18, Z
     5c2:	22 65       	ori	r18, 0x52	; 82
     5c4:	fc 01       	movw	r30, r24
     5c6:	20 83       	st	Z, r18
	sei();
     5c8:	78 94       	sei
}
     5ca:	df 91       	pop	r29
     5cc:	cf 91       	pop	r28
     5ce:	08 95       	ret

000005d0 <read_encoder_input>:

int16_t read_encoder_input(){
     5d0:	cf 93       	push	r28
     5d2:	df 93       	push	r29
     5d4:	cd b7       	in	r28, 0x3d	; 61
     5d6:	de b7       	in	r29, 0x3e	; 62
     5d8:	ac 97       	sbiw	r28, 0x2c	; 44
     5da:	0f b6       	in	r0, 0x3f	; 63
     5dc:	f8 94       	cli
     5de:	de bf       	out	0x3e, r29	; 62
     5e0:	0f be       	out	0x3f, r0	; 63
     5e2:	cd bf       	out	0x3d, r28	; 61
	/*Read on MJ2*/
	
	PORTH&=~((1<<OEn)|(1<<SEL)); //Output enable to low to enable output of encode, set SEL low to get high byte
     5e4:	82 e0       	ldi	r24, 0x02	; 2
     5e6:	91 e0       	ldi	r25, 0x01	; 1
     5e8:	22 e0       	ldi	r18, 0x02	; 2
     5ea:	31 e0       	ldi	r19, 0x01	; 1
     5ec:	f9 01       	movw	r30, r18
     5ee:	20 81       	ld	r18, Z
     5f0:	27 7d       	andi	r18, 0xD7	; 215
     5f2:	fc 01       	movw	r30, r24
     5f4:	20 83       	st	Z, r18
     5f6:	80 e0       	ldi	r24, 0x00	; 0
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	a0 ea       	ldi	r26, 0xA0	; 160
     5fc:	b1 e4       	ldi	r27, 0x41	; 65
     5fe:	8b 83       	std	Y+3, r24	; 0x03
     600:	9c 83       	std	Y+4, r25	; 0x04
     602:	ad 83       	std	Y+5, r26	; 0x05
     604:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     606:	20 e0       	ldi	r18, 0x00	; 0
     608:	30 e0       	ldi	r19, 0x00	; 0
     60a:	4a e7       	ldi	r20, 0x7A	; 122
     60c:	55 e4       	ldi	r21, 0x45	; 69
     60e:	6b 81       	ldd	r22, Y+3	; 0x03
     610:	7c 81       	ldd	r23, Y+4	; 0x04
     612:	8d 81       	ldd	r24, Y+5	; 0x05
     614:	9e 81       	ldd	r25, Y+6	; 0x06
     616:	0e 94 ef 0b 	call	0x17de	; 0x17de <__mulsf3>
     61a:	dc 01       	movw	r26, r24
     61c:	cb 01       	movw	r24, r22
     61e:	8f 83       	std	Y+7, r24	; 0x07
     620:	98 87       	std	Y+8, r25	; 0x08
     622:	a9 87       	std	Y+9, r26	; 0x09
     624:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     626:	20 e0       	ldi	r18, 0x00	; 0
     628:	30 e0       	ldi	r19, 0x00	; 0
     62a:	40 e8       	ldi	r20, 0x80	; 128
     62c:	5f e3       	ldi	r21, 0x3F	; 63
     62e:	6f 81       	ldd	r22, Y+7	; 0x07
     630:	78 85       	ldd	r23, Y+8	; 0x08
     632:	89 85       	ldd	r24, Y+9	; 0x09
     634:	9a 85       	ldd	r25, Y+10	; 0x0a
     636:	85 d7       	rcall	.+3850   	; 0x1542 <__cmpsf2>
     638:	88 23       	and	r24, r24
     63a:	2c f4       	brge	.+10     	; 0x646 <read_encoder_input+0x76>
		__ticks = 1;
     63c:	81 e0       	ldi	r24, 0x01	; 1
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	9c 87       	std	Y+12, r25	; 0x0c
     642:	8b 87       	std	Y+11, r24	; 0x0b
     644:	3d c0       	rjmp	.+122    	; 0x6c0 <read_encoder_input+0xf0>
	else if (__tmp > 65535)
     646:	20 e0       	ldi	r18, 0x00	; 0
     648:	3f ef       	ldi	r19, 0xFF	; 255
     64a:	4f e7       	ldi	r20, 0x7F	; 127
     64c:	57 e4       	ldi	r21, 0x47	; 71
     64e:	6f 81       	ldd	r22, Y+7	; 0x07
     650:	78 85       	ldd	r23, Y+8	; 0x08
     652:	89 85       	ldd	r24, Y+9	; 0x09
     654:	9a 85       	ldd	r25, Y+10	; 0x0a
     656:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <__gesf2>
     65a:	18 16       	cp	r1, r24
     65c:	44 f5       	brge	.+80     	; 0x6ae <read_encoder_input+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     65e:	20 e0       	ldi	r18, 0x00	; 0
     660:	30 e0       	ldi	r19, 0x00	; 0
     662:	40 e2       	ldi	r20, 0x20	; 32
     664:	51 e4       	ldi	r21, 0x41	; 65
     666:	6b 81       	ldd	r22, Y+3	; 0x03
     668:	7c 81       	ldd	r23, Y+4	; 0x04
     66a:	8d 81       	ldd	r24, Y+5	; 0x05
     66c:	9e 81       	ldd	r25, Y+6	; 0x06
     66e:	0e 94 ef 0b 	call	0x17de	; 0x17de <__mulsf3>
     672:	dc 01       	movw	r26, r24
     674:	cb 01       	movw	r24, r22
     676:	bc 01       	movw	r22, r24
     678:	cd 01       	movw	r24, r26
     67a:	cf d7       	rcall	.+3998   	; 0x161a <__fixunssfsi>
     67c:	dc 01       	movw	r26, r24
     67e:	cb 01       	movw	r24, r22
     680:	9c 87       	std	Y+12, r25	; 0x0c
     682:	8b 87       	std	Y+11, r24	; 0x0b
     684:	0f c0       	rjmp	.+30     	; 0x6a4 <read_encoder_input+0xd4>
     686:	80 e9       	ldi	r24, 0x90	; 144
     688:	91 e0       	ldi	r25, 0x01	; 1
     68a:	9e 87       	std	Y+14, r25	; 0x0e
     68c:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     68e:	8d 85       	ldd	r24, Y+13	; 0x0d
     690:	9e 85       	ldd	r25, Y+14	; 0x0e
     692:	01 97       	sbiw	r24, 0x01	; 1
     694:	f1 f7       	brne	.-4      	; 0x692 <read_encoder_input+0xc2>
     696:	9e 87       	std	Y+14, r25	; 0x0e
     698:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     69a:	8b 85       	ldd	r24, Y+11	; 0x0b
     69c:	9c 85       	ldd	r25, Y+12	; 0x0c
     69e:	01 97       	sbiw	r24, 0x01	; 1
     6a0:	9c 87       	std	Y+12, r25	; 0x0c
     6a2:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6a4:	8b 85       	ldd	r24, Y+11	; 0x0b
     6a6:	9c 85       	ldd	r25, Y+12	; 0x0c
     6a8:	00 97       	sbiw	r24, 0x00	; 0
     6aa:	69 f7       	brne	.-38     	; 0x686 <read_encoder_input+0xb6>
     6ac:	13 c0       	rjmp	.+38     	; 0x6d4 <read_encoder_input+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     6ae:	6f 81       	ldd	r22, Y+7	; 0x07
     6b0:	78 85       	ldd	r23, Y+8	; 0x08
     6b2:	89 85       	ldd	r24, Y+9	; 0x09
     6b4:	9a 85       	ldd	r25, Y+10	; 0x0a
     6b6:	b1 d7       	rcall	.+3938   	; 0x161a <__fixunssfsi>
     6b8:	dc 01       	movw	r26, r24
     6ba:	cb 01       	movw	r24, r22
     6bc:	9c 87       	std	Y+12, r25	; 0x0c
     6be:	8b 87       	std	Y+11, r24	; 0x0b
     6c0:	8b 85       	ldd	r24, Y+11	; 0x0b
     6c2:	9c 85       	ldd	r25, Y+12	; 0x0c
     6c4:	98 8b       	std	Y+16, r25	; 0x10
     6c6:	8f 87       	std	Y+15, r24	; 0x0f
     6c8:	8f 85       	ldd	r24, Y+15	; 0x0f
     6ca:	98 89       	ldd	r25, Y+16	; 0x10
     6cc:	01 97       	sbiw	r24, 0x01	; 1
     6ce:	f1 f7       	brne	.-4      	; 0x6cc <read_encoder_input+0xfc>
     6d0:	98 8b       	std	Y+16, r25	; 0x10
     6d2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(20); //delay about 20 ms
	int16_t motor_encoder_data= ((PINK&0xFF) <<8); // read MSB
     6d4:	86 e0       	ldi	r24, 0x06	; 6
     6d6:	91 e0       	ldi	r25, 0x01	; 1
     6d8:	fc 01       	movw	r30, r24
     6da:	80 81       	ld	r24, Z
     6dc:	88 2f       	mov	r24, r24
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	98 2f       	mov	r25, r24
     6e2:	88 27       	eor	r24, r24
     6e4:	9a 83       	std	Y+2, r25	; 0x02
     6e6:	89 83       	std	Y+1, r24	; 0x01
	PORTH|=(1<<SEL);
     6e8:	82 e0       	ldi	r24, 0x02	; 2
     6ea:	91 e0       	ldi	r25, 0x01	; 1
     6ec:	22 e0       	ldi	r18, 0x02	; 2
     6ee:	31 e0       	ldi	r19, 0x01	; 1
     6f0:	f9 01       	movw	r30, r18
     6f2:	20 81       	ld	r18, Z
     6f4:	28 60       	ori	r18, 0x08	; 8
     6f6:	fc 01       	movw	r30, r24
     6f8:	20 83       	st	Z, r18
     6fa:	80 e0       	ldi	r24, 0x00	; 0
     6fc:	90 e0       	ldi	r25, 0x00	; 0
     6fe:	a0 ea       	ldi	r26, 0xA0	; 160
     700:	b1 e4       	ldi	r27, 0x41	; 65
     702:	89 8b       	std	Y+17, r24	; 0x11
     704:	9a 8b       	std	Y+18, r25	; 0x12
     706:	ab 8b       	std	Y+19, r26	; 0x13
     708:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     70a:	20 e0       	ldi	r18, 0x00	; 0
     70c:	30 e0       	ldi	r19, 0x00	; 0
     70e:	4a e7       	ldi	r20, 0x7A	; 122
     710:	55 e4       	ldi	r21, 0x45	; 69
     712:	69 89       	ldd	r22, Y+17	; 0x11
     714:	7a 89       	ldd	r23, Y+18	; 0x12
     716:	8b 89       	ldd	r24, Y+19	; 0x13
     718:	9c 89       	ldd	r25, Y+20	; 0x14
     71a:	0e 94 ef 0b 	call	0x17de	; 0x17de <__mulsf3>
     71e:	dc 01       	movw	r26, r24
     720:	cb 01       	movw	r24, r22
     722:	8d 8b       	std	Y+21, r24	; 0x15
     724:	9e 8b       	std	Y+22, r25	; 0x16
     726:	af 8b       	std	Y+23, r26	; 0x17
     728:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     72a:	20 e0       	ldi	r18, 0x00	; 0
     72c:	30 e0       	ldi	r19, 0x00	; 0
     72e:	40 e8       	ldi	r20, 0x80	; 128
     730:	5f e3       	ldi	r21, 0x3F	; 63
     732:	6d 89       	ldd	r22, Y+21	; 0x15
     734:	7e 89       	ldd	r23, Y+22	; 0x16
     736:	8f 89       	ldd	r24, Y+23	; 0x17
     738:	98 8d       	ldd	r25, Y+24	; 0x18
     73a:	03 d7       	rcall	.+3590   	; 0x1542 <__cmpsf2>
     73c:	88 23       	and	r24, r24
     73e:	2c f4       	brge	.+10     	; 0x74a <read_encoder_input+0x17a>
		__ticks = 1;
     740:	81 e0       	ldi	r24, 0x01	; 1
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	9a 8f       	std	Y+26, r25	; 0x1a
     746:	89 8f       	std	Y+25, r24	; 0x19
     748:	3d c0       	rjmp	.+122    	; 0x7c4 <read_encoder_input+0x1f4>
	else if (__tmp > 65535)
     74a:	20 e0       	ldi	r18, 0x00	; 0
     74c:	3f ef       	ldi	r19, 0xFF	; 255
     74e:	4f e7       	ldi	r20, 0x7F	; 127
     750:	57 e4       	ldi	r21, 0x47	; 71
     752:	6d 89       	ldd	r22, Y+21	; 0x15
     754:	7e 89       	ldd	r23, Y+22	; 0x16
     756:	8f 89       	ldd	r24, Y+23	; 0x17
     758:	98 8d       	ldd	r25, Y+24	; 0x18
     75a:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <__gesf2>
     75e:	18 16       	cp	r1, r24
     760:	44 f5       	brge	.+80     	; 0x7b2 <read_encoder_input+0x1e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     762:	20 e0       	ldi	r18, 0x00	; 0
     764:	30 e0       	ldi	r19, 0x00	; 0
     766:	40 e2       	ldi	r20, 0x20	; 32
     768:	51 e4       	ldi	r21, 0x41	; 65
     76a:	69 89       	ldd	r22, Y+17	; 0x11
     76c:	7a 89       	ldd	r23, Y+18	; 0x12
     76e:	8b 89       	ldd	r24, Y+19	; 0x13
     770:	9c 89       	ldd	r25, Y+20	; 0x14
     772:	0e 94 ef 0b 	call	0x17de	; 0x17de <__mulsf3>
     776:	dc 01       	movw	r26, r24
     778:	cb 01       	movw	r24, r22
     77a:	bc 01       	movw	r22, r24
     77c:	cd 01       	movw	r24, r26
     77e:	4d d7       	rcall	.+3738   	; 0x161a <__fixunssfsi>
     780:	dc 01       	movw	r26, r24
     782:	cb 01       	movw	r24, r22
     784:	9a 8f       	std	Y+26, r25	; 0x1a
     786:	89 8f       	std	Y+25, r24	; 0x19
     788:	0f c0       	rjmp	.+30     	; 0x7a8 <read_encoder_input+0x1d8>
     78a:	80 e9       	ldi	r24, 0x90	; 144
     78c:	91 e0       	ldi	r25, 0x01	; 1
     78e:	9c 8f       	std	Y+28, r25	; 0x1c
     790:	8b 8f       	std	Y+27, r24	; 0x1b
     792:	8b 8d       	ldd	r24, Y+27	; 0x1b
     794:	9c 8d       	ldd	r25, Y+28	; 0x1c
     796:	01 97       	sbiw	r24, 0x01	; 1
     798:	f1 f7       	brne	.-4      	; 0x796 <read_encoder_input+0x1c6>
     79a:	9c 8f       	std	Y+28, r25	; 0x1c
     79c:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     79e:	89 8d       	ldd	r24, Y+25	; 0x19
     7a0:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7a2:	01 97       	sbiw	r24, 0x01	; 1
     7a4:	9a 8f       	std	Y+26, r25	; 0x1a
     7a6:	89 8f       	std	Y+25, r24	; 0x19
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7a8:	89 8d       	ldd	r24, Y+25	; 0x19
     7aa:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7ac:	00 97       	sbiw	r24, 0x00	; 0
     7ae:	69 f7       	brne	.-38     	; 0x78a <read_encoder_input+0x1ba>
     7b0:	13 c0       	rjmp	.+38     	; 0x7d8 <read_encoder_input+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     7b2:	6d 89       	ldd	r22, Y+21	; 0x15
     7b4:	7e 89       	ldd	r23, Y+22	; 0x16
     7b6:	8f 89       	ldd	r24, Y+23	; 0x17
     7b8:	98 8d       	ldd	r25, Y+24	; 0x18
     7ba:	2f d7       	rcall	.+3678   	; 0x161a <__fixunssfsi>
     7bc:	dc 01       	movw	r26, r24
     7be:	cb 01       	movw	r24, r22
     7c0:	9a 8f       	std	Y+26, r25	; 0x1a
     7c2:	89 8f       	std	Y+25, r24	; 0x19
     7c4:	89 8d       	ldd	r24, Y+25	; 0x19
     7c6:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7c8:	9e 8f       	std	Y+30, r25	; 0x1e
     7ca:	8d 8f       	std	Y+29, r24	; 0x1d
     7cc:	8d 8d       	ldd	r24, Y+29	; 0x1d
     7ce:	9e 8d       	ldd	r25, Y+30	; 0x1e
     7d0:	01 97       	sbiw	r24, 0x01	; 1
     7d2:	f1 f7       	brne	.-4      	; 0x7d0 <read_encoder_input+0x200>
     7d4:	9e 8f       	std	Y+30, r25	; 0x1e
     7d6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(20); //delay about 20 ms
	
	//printf("Motor encoder data : %i\n",motor_encoder_data);
	motor_encoder_data|= (PINK&0xFF); // read MSB
     7d8:	86 e0       	ldi	r24, 0x06	; 6
     7da:	91 e0       	ldi	r25, 0x01	; 1
     7dc:	fc 01       	movw	r30, r24
     7de:	80 81       	ld	r24, Z
     7e0:	88 2f       	mov	r24, r24
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	99 27       	eor	r25, r25
     7e6:	29 81       	ldd	r18, Y+1	; 0x01
     7e8:	3a 81       	ldd	r19, Y+2	; 0x02
     7ea:	82 2b       	or	r24, r18
     7ec:	93 2b       	or	r25, r19
     7ee:	9a 83       	std	Y+2, r25	; 0x02
     7f0:	89 83       	std	Y+1, r24	; 0x01
	
	PORTH&=~(1<<RSTn);//Toggle reset to start counting again
     7f2:	82 e0       	ldi	r24, 0x02	; 2
     7f4:	91 e0       	ldi	r25, 0x01	; 1
     7f6:	22 e0       	ldi	r18, 0x02	; 2
     7f8:	31 e0       	ldi	r19, 0x01	; 1
     7fa:	f9 01       	movw	r30, r18
     7fc:	20 81       	ld	r18, Z
     7fe:	2f 7b       	andi	r18, 0xBF	; 191
     800:	fc 01       	movw	r30, r24
     802:	20 83       	st	Z, r18
     804:	80 e0       	ldi	r24, 0x00	; 0
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	a0 ea       	ldi	r26, 0xA0	; 160
     80a:	b0 e4       	ldi	r27, 0x40	; 64
     80c:	8f 8f       	std	Y+31, r24	; 0x1f
     80e:	98 a3       	std	Y+32, r25	; 0x20
     810:	a9 a3       	std	Y+33, r26	; 0x21
     812:	ba a3       	std	Y+34, r27	; 0x22

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     814:	20 e0       	ldi	r18, 0x00	; 0
     816:	30 e0       	ldi	r19, 0x00	; 0
     818:	4a e7       	ldi	r20, 0x7A	; 122
     81a:	55 e4       	ldi	r21, 0x45	; 69
     81c:	6f 8d       	ldd	r22, Y+31	; 0x1f
     81e:	78 a1       	ldd	r23, Y+32	; 0x20
     820:	89 a1       	ldd	r24, Y+33	; 0x21
     822:	9a a1       	ldd	r25, Y+34	; 0x22
     824:	dc d7       	rcall	.+4024   	; 0x17de <__mulsf3>
     826:	dc 01       	movw	r26, r24
     828:	cb 01       	movw	r24, r22
     82a:	8b a3       	std	Y+35, r24	; 0x23
     82c:	9c a3       	std	Y+36, r25	; 0x24
     82e:	ad a3       	std	Y+37, r26	; 0x25
     830:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     832:	20 e0       	ldi	r18, 0x00	; 0
     834:	30 e0       	ldi	r19, 0x00	; 0
     836:	40 e8       	ldi	r20, 0x80	; 128
     838:	5f e3       	ldi	r21, 0x3F	; 63
     83a:	6b a1       	ldd	r22, Y+35	; 0x23
     83c:	7c a1       	ldd	r23, Y+36	; 0x24
     83e:	8d a1       	ldd	r24, Y+37	; 0x25
     840:	9e a1       	ldd	r25, Y+38	; 0x26
     842:	7f d6       	rcall	.+3326   	; 0x1542 <__cmpsf2>
     844:	88 23       	and	r24, r24
     846:	2c f4       	brge	.+10     	; 0x852 <read_encoder_input+0x282>
		__ticks = 1;
     848:	81 e0       	ldi	r24, 0x01	; 1
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	98 a7       	std	Y+40, r25	; 0x28
     84e:	8f a3       	std	Y+39, r24	; 0x27
     850:	3b c0       	rjmp	.+118    	; 0x8c8 <read_encoder_input+0x2f8>
	else if (__tmp > 65535)
     852:	20 e0       	ldi	r18, 0x00	; 0
     854:	3f ef       	ldi	r19, 0xFF	; 255
     856:	4f e7       	ldi	r20, 0x7F	; 127
     858:	57 e4       	ldi	r21, 0x47	; 71
     85a:	6b a1       	ldd	r22, Y+35	; 0x23
     85c:	7c a1       	ldd	r23, Y+36	; 0x24
     85e:	8d a1       	ldd	r24, Y+37	; 0x25
     860:	9e a1       	ldd	r25, Y+38	; 0x26
     862:	b9 d7       	rcall	.+3954   	; 0x17d6 <__gesf2>
     864:	18 16       	cp	r1, r24
     866:	3c f5       	brge	.+78     	; 0x8b6 <read_encoder_input+0x2e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     868:	20 e0       	ldi	r18, 0x00	; 0
     86a:	30 e0       	ldi	r19, 0x00	; 0
     86c:	40 e2       	ldi	r20, 0x20	; 32
     86e:	51 e4       	ldi	r21, 0x41	; 65
     870:	6f 8d       	ldd	r22, Y+31	; 0x1f
     872:	78 a1       	ldd	r23, Y+32	; 0x20
     874:	89 a1       	ldd	r24, Y+33	; 0x21
     876:	9a a1       	ldd	r25, Y+34	; 0x22
     878:	b2 d7       	rcall	.+3940   	; 0x17de <__mulsf3>
     87a:	dc 01       	movw	r26, r24
     87c:	cb 01       	movw	r24, r22
     87e:	bc 01       	movw	r22, r24
     880:	cd 01       	movw	r24, r26
     882:	cb d6       	rcall	.+3478   	; 0x161a <__fixunssfsi>
     884:	dc 01       	movw	r26, r24
     886:	cb 01       	movw	r24, r22
     888:	98 a7       	std	Y+40, r25	; 0x28
     88a:	8f a3       	std	Y+39, r24	; 0x27
     88c:	0f c0       	rjmp	.+30     	; 0x8ac <read_encoder_input+0x2dc>
     88e:	80 e9       	ldi	r24, 0x90	; 144
     890:	91 e0       	ldi	r25, 0x01	; 1
     892:	9a a7       	std	Y+42, r25	; 0x2a
     894:	89 a7       	std	Y+41, r24	; 0x29
     896:	89 a5       	ldd	r24, Y+41	; 0x29
     898:	9a a5       	ldd	r25, Y+42	; 0x2a
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	f1 f7       	brne	.-4      	; 0x89a <read_encoder_input+0x2ca>
     89e:	9a a7       	std	Y+42, r25	; 0x2a
     8a0:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8a2:	8f a1       	ldd	r24, Y+39	; 0x27
     8a4:	98 a5       	ldd	r25, Y+40	; 0x28
     8a6:	01 97       	sbiw	r24, 0x01	; 1
     8a8:	98 a7       	std	Y+40, r25	; 0x28
     8aa:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8ac:	8f a1       	ldd	r24, Y+39	; 0x27
     8ae:	98 a5       	ldd	r25, Y+40	; 0x28
     8b0:	00 97       	sbiw	r24, 0x00	; 0
     8b2:	69 f7       	brne	.-38     	; 0x88e <read_encoder_input+0x2be>
     8b4:	13 c0       	rjmp	.+38     	; 0x8dc <read_encoder_input+0x30c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8b6:	6b a1       	ldd	r22, Y+35	; 0x23
     8b8:	7c a1       	ldd	r23, Y+36	; 0x24
     8ba:	8d a1       	ldd	r24, Y+37	; 0x25
     8bc:	9e a1       	ldd	r25, Y+38	; 0x26
     8be:	ad d6       	rcall	.+3418   	; 0x161a <__fixunssfsi>
     8c0:	dc 01       	movw	r26, r24
     8c2:	cb 01       	movw	r24, r22
     8c4:	98 a7       	std	Y+40, r25	; 0x28
     8c6:	8f a3       	std	Y+39, r24	; 0x27
     8c8:	8f a1       	ldd	r24, Y+39	; 0x27
     8ca:	98 a5       	ldd	r25, Y+40	; 0x28
     8cc:	9c a7       	std	Y+44, r25	; 0x2c
     8ce:	8b a7       	std	Y+43, r24	; 0x2b
     8d0:	8b a5       	ldd	r24, Y+43	; 0x2b
     8d2:	9c a5       	ldd	r25, Y+44	; 0x2c
     8d4:	01 97       	sbiw	r24, 0x01	; 1
     8d6:	f1 f7       	brne	.-4      	; 0x8d4 <read_encoder_input+0x304>
     8d8:	9c a7       	std	Y+44, r25	; 0x2c
     8da:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5); //delay about 20 ms
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder
     8dc:	82 e0       	ldi	r24, 0x02	; 2
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	22 e0       	ldi	r18, 0x02	; 2
     8e2:	31 e0       	ldi	r19, 0x01	; 1
     8e4:	f9 01       	movw	r30, r18
     8e6:	20 81       	ld	r18, Z
     8e8:	20 66       	ori	r18, 0x60	; 96
     8ea:	fc 01       	movw	r30, r24
     8ec:	20 83       	st	Z, r18

	//if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
     8ee:	89 81       	ldd	r24, Y+1	; 0x01
     8f0:	9a 81       	ldd	r25, Y+2	; 0x02
}
     8f2:	ac 96       	adiw	r28, 0x2c	; 44
     8f4:	0f b6       	in	r0, 0x3f	; 63
     8f6:	f8 94       	cli
     8f8:	de bf       	out	0x3e, r29	; 62
     8fa:	0f be       	out	0x3f, r0	; 63
     8fc:	cd bf       	out	0x3d, r28	; 61
     8fe:	df 91       	pop	r29
     900:	cf 91       	pop	r28
     902:	08 95       	ret

00000904 <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(uint8_t speed_data){
     904:	cf 93       	push	r28
     906:	df 93       	push	r29
     908:	00 d0       	rcall	.+0      	; 0x90a <send_motor_speed+0x6>
     90a:	00 d0       	rcall	.+0      	; 0x90c <send_motor_speed+0x8>
     90c:	cd b7       	in	r28, 0x3d	; 61
     90e:	de b7       	in	r29, 0x3e	; 62
     910:	8e 83       	std	Y+6, r24	; 0x06
	
	//if(rcv_msg_joy.ID==SLIDER_ID){/*SLIDER_data from 0-255*/
		/*Message for TWI format*/
		int8_t messageBuf[4];

		uint8_t motor_strength=speed_data;
     912:	8e 81       	ldd	r24, Y+6	; 0x06
     914:	89 83       	std	Y+1, r24	; 0x01
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
     916:	80 e5       	ldi	r24, 0x50	; 80
     918:	8a 83       	std	Y+2, r24	; 0x02
		messageBuf[1] = 0x00;             // The first byte is used for commands.
     91a:	1b 82       	std	Y+3, r1	; 0x03
		//else{
		
			//PORTH&=~(1<<DIR);
		//	motor_strength= abs(motor_strength-255);// to scale 
	//	}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
     91c:	89 81       	ldd	r24, Y+1	; 0x01
     91e:	8c 83       	std	Y+4, r24	; 0x04
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
     920:	ce 01       	movw	r24, r28
     922:	02 96       	adiw	r24, 0x02	; 2
     924:	63 e0       	ldi	r22, 0x03	; 3
     926:	50 d4       	rcall	.+2208   	; 0x11c8 <TWI_Start_Transceiver_With_Data>
	
	//}
}
     928:	26 96       	adiw	r28, 0x06	; 6
     92a:	0f b6       	in	r0, 0x3f	; 63
     92c:	f8 94       	cli
     92e:	de bf       	out	0x3e, r29	; 62
     930:	0f be       	out	0x3f, r0	; 63
     932:	cd bf       	out	0x3d, r28	; 61
     934:	df 91       	pop	r29
     936:	cf 91       	pop	r28
     938:	08 95       	ret

0000093a <set_motor_dir>:
void set_motor_dir(int8_t input_joy){
     93a:	cf 93       	push	r28
     93c:	df 93       	push	r29
     93e:	1f 92       	push	r1
     940:	cd b7       	in	r28, 0x3d	; 61
     942:	de b7       	in	r29, 0x3e	; 62
     944:	89 83       	std	Y+1, r24	; 0x01
	if (input_joy>0){
     946:	89 81       	ldd	r24, Y+1	; 0x01
     948:	18 16       	cp	r1, r24
     94a:	54 f4       	brge	.+20     	; 0x960 <set_motor_dir+0x26>
			PORTH|=(1<< DIR);
     94c:	82 e0       	ldi	r24, 0x02	; 2
     94e:	91 e0       	ldi	r25, 0x01	; 1
     950:	22 e0       	ldi	r18, 0x02	; 2
     952:	31 e0       	ldi	r19, 0x01	; 1
     954:	f9 01       	movw	r30, r18
     956:	20 81       	ld	r18, Z
     958:	22 60       	ori	r18, 0x02	; 2
     95a:	fc 01       	movw	r30, r24
     95c:	20 83       	st	Z, r18
     95e:	09 c0       	rjmp	.+18     	; 0x972 <set_motor_dir+0x38>
	}
	else{
		PORTH&=~(1<<DIR);
     960:	82 e0       	ldi	r24, 0x02	; 2
     962:	91 e0       	ldi	r25, 0x01	; 1
     964:	22 e0       	ldi	r18, 0x02	; 2
     966:	31 e0       	ldi	r19, 0x01	; 1
     968:	f9 01       	movw	r30, r18
     96a:	20 81       	ld	r18, Z
     96c:	2d 7f       	andi	r18, 0xFD	; 253
     96e:	fc 01       	movw	r30, r24
     970:	20 83       	st	Z, r18
	}
	
	
	
}
     972:	0f 90       	pop	r0
     974:	df 91       	pop	r29
     976:	cf 91       	pop	r28
     978:	08 95       	ret

0000097a <MCP2515_init>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
     97a:	cf 93       	push	r28
     97c:	df 93       	push	r29
     97e:	cd b7       	in	r28, 0x3d	; 61
     980:	de b7       	in	r29, 0x3e	; 62
     982:	8b d3       	rcall	.+1814   	; 0x109a <SPI_master_init>
     984:	57 d0       	rcall	.+174    	; 0xa34 <reset_MCP2515>
     986:	df 91       	pop	r29
     988:	cf 91       	pop	r28
     98a:	08 95       	ret

0000098c <read_MCP2515>:
     98c:	cf 93       	push	r28
     98e:	df 93       	push	r29
     990:	1f 92       	push	r1
     992:	1f 92       	push	r1
     994:	cd b7       	in	r28, 0x3d	; 61
     996:	de b7       	in	r29, 0x3e	; 62
     998:	8a 83       	std	Y+2, r24	; 0x02
     99a:	e4 d3       	rcall	.+1992   	; 0x1164 <spi_chipselect_deactivate>
     99c:	83 e0       	ldi	r24, 0x03	; 3
     99e:	a8 d3       	rcall	.+1872   	; 0x10f0 <send_master_SPI>
     9a0:	8a 81       	ldd	r24, Y+2	; 0x02
     9a2:	a6 d3       	rcall	.+1868   	; 0x10f0 <send_master_SPI>
     9a4:	bb d3       	rcall	.+1910   	; 0x111c <read_master_SPI>
     9a6:	89 83       	std	Y+1, r24	; 0x01
     9a8:	cd d3       	rcall	.+1946   	; 0x1144 <spi_chipselect_activate>
     9aa:	89 81       	ldd	r24, Y+1	; 0x01
     9ac:	0f 90       	pop	r0
     9ae:	0f 90       	pop	r0
     9b0:	df 91       	pop	r29
     9b2:	cf 91       	pop	r28
     9b4:	08 95       	ret

000009b6 <write_MCP2515>:
     9b6:	cf 93       	push	r28
     9b8:	df 93       	push	r29
     9ba:	1f 92       	push	r1
     9bc:	1f 92       	push	r1
     9be:	cd b7       	in	r28, 0x3d	; 61
     9c0:	de b7       	in	r29, 0x3e	; 62
     9c2:	89 83       	std	Y+1, r24	; 0x01
     9c4:	6a 83       	std	Y+2, r22	; 0x02
     9c6:	ce d3       	rcall	.+1948   	; 0x1164 <spi_chipselect_deactivate>
     9c8:	82 e0       	ldi	r24, 0x02	; 2
     9ca:	92 d3       	rcall	.+1828   	; 0x10f0 <send_master_SPI>
     9cc:	89 81       	ldd	r24, Y+1	; 0x01
     9ce:	90 d3       	rcall	.+1824   	; 0x10f0 <send_master_SPI>
     9d0:	8a 81       	ldd	r24, Y+2	; 0x02
     9d2:	8e d3       	rcall	.+1820   	; 0x10f0 <send_master_SPI>
     9d4:	b7 d3       	rcall	.+1902   	; 0x1144 <spi_chipselect_activate>
     9d6:	0f 90       	pop	r0
     9d8:	0f 90       	pop	r0
     9da:	df 91       	pop	r29
     9dc:	cf 91       	pop	r28
     9de:	08 95       	ret

000009e0 <request_to_send_MCP2515>:
     9e0:	cf 93       	push	r28
     9e2:	df 93       	push	r29
     9e4:	1f 92       	push	r1
     9e6:	cd b7       	in	r28, 0x3d	; 61
     9e8:	de b7       	in	r29, 0x3e	; 62
     9ea:	89 83       	std	Y+1, r24	; 0x01
     9ec:	bb d3       	rcall	.+1910   	; 0x1164 <spi_chipselect_deactivate>
     9ee:	89 81       	ldd	r24, Y+1	; 0x01
     9f0:	87 70       	andi	r24, 0x07	; 7
     9f2:	89 83       	std	Y+1, r24	; 0x01
     9f4:	89 81       	ldd	r24, Y+1	; 0x01
     9f6:	80 58       	subi	r24, 0x80	; 128
     9f8:	7b d3       	rcall	.+1782   	; 0x10f0 <send_master_SPI>
     9fa:	a4 d3       	rcall	.+1864   	; 0x1144 <spi_chipselect_activate>
     9fc:	0f 90       	pop	r0
     9fe:	df 91       	pop	r29
     a00:	cf 91       	pop	r28
     a02:	08 95       	ret

00000a04 <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	00 d0       	rcall	.+0      	; 0xa0a <bit_modify_MCP2515+0x6>
     a0a:	cd b7       	in	r28, 0x3d	; 61
     a0c:	de b7       	in	r29, 0x3e	; 62
     a0e:	89 83       	std	Y+1, r24	; 0x01
     a10:	6a 83       	std	Y+2, r22	; 0x02
     a12:	4b 83       	std	Y+3, r20	; 0x03
	spi_chipselect_deactivate();
     a14:	a7 d3       	rcall	.+1870   	; 0x1164 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
     a16:	85 e0       	ldi	r24, 0x05	; 5
     a18:	6b d3       	rcall	.+1750   	; 0x10f0 <send_master_SPI>
	send_master_SPI(address);
     a1a:	89 81       	ldd	r24, Y+1	; 0x01
     a1c:	69 d3       	rcall	.+1746   	; 0x10f0 <send_master_SPI>
	send_master_SPI(mask_byte);
     a1e:	8a 81       	ldd	r24, Y+2	; 0x02
     a20:	67 d3       	rcall	.+1742   	; 0x10f0 <send_master_SPI>
	send_master_SPI(data);
     a22:	8b 81       	ldd	r24, Y+3	; 0x03
     a24:	65 d3       	rcall	.+1738   	; 0x10f0 <send_master_SPI>
	spi_chipselect_activate();
     a26:	8e d3       	rcall	.+1820   	; 0x1144 <spi_chipselect_activate>
}
     a28:	0f 90       	pop	r0
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	df 91       	pop	r29
     a30:	cf 91       	pop	r28
     a32:	08 95       	ret

00000a34 <reset_MCP2515>:

void reset_MCP2515(){
     a34:	cf 93       	push	r28
     a36:	df 93       	push	r29
     a38:	cd b7       	in	r28, 0x3d	; 61
     a3a:	de b7       	in	r29, 0x3e	; 62
	spi_chipselect_deactivate();
     a3c:	93 d3       	rcall	.+1830   	; 0x1164 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
     a3e:	80 ec       	ldi	r24, 0xC0	; 192
     a40:	57 d3       	rcall	.+1710   	; 0x10f0 <send_master_SPI>
	spi_chipselect_activate();
     a42:	80 d3       	rcall	.+1792   	; 0x1144 <spi_chipselect_activate>
}
     a44:	df 91       	pop	r29
     a46:	cf 91       	pop	r28
     a48:	08 95       	ret

00000a4a <speed_regulator>:

void set_encoder_max(int value){
	encoder_max = value;
}

uint8_t speed_regulator(int8_t input_joy, float t){
     a4a:	cf 93       	push	r28
     a4c:	df 93       	push	r29
     a4e:	cd b7       	in	r28, 0x3d	; 61
     a50:	de b7       	in	r29, 0x3e	; 62
     a52:	a6 97       	sbiw	r28, 0x26	; 38
     a54:	0f b6       	in	r0, 0x3f	; 63
     a56:	f8 94       	cli
     a58:	de bf       	out	0x3e, r29	; 62
     a5a:	0f be       	out	0x3f, r0	; 63
     a5c:	cd bf       	out	0x3d, r28	; 61
     a5e:	8c 8f       	std	Y+28, r24	; 0x1c
     a60:	4d 8f       	std	Y+29, r20	; 0x1d
     a62:	5e 8f       	std	Y+30, r21	; 0x1e
     a64:	6f 8f       	std	Y+31, r22	; 0x1f
     a66:	78 a3       	std	Y+32, r23	; 0x20
	//printf("input_joy %i\n", input_joy);
	//int K_p = -10000;
	//int K_i = -10000;
	
	
	int16_t motor_pos = abs(read_encoder_input());
     a68:	b3 dd       	rcall	.-1178   	; 0x5d0 <read_encoder_input>
     a6a:	99 23       	and	r25, r25
     a6c:	1c f4       	brge	.+6      	; 0xa74 <speed_regulator+0x2a>
     a6e:	91 95       	neg	r25
     a70:	81 95       	neg	r24
     a72:	91 09       	sbc	r25, r1
     a74:	9b 83       	std	Y+3, r25	; 0x03
     a76:	8a 83       	std	Y+2, r24	; 0x02
	float e=0;
     a78:	1c 82       	std	Y+4, r1	; 0x04
     a7a:	1d 82       	std	Y+5, r1	; 0x05
     a7c:	1e 82       	std	Y+6, r1	; 0x06
     a7e:	1f 82       	std	Y+7, r1	; 0x07
	if(abs(input_joy)<10){
     a80:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a82:	99 27       	eor	r25, r25
     a84:	87 fd       	sbrc	r24, 7
     a86:	90 95       	com	r25
     a88:	87 3f       	cpi	r24, 0xF7	; 247
     a8a:	2f ef       	ldi	r18, 0xFF	; 255
     a8c:	92 07       	cpc	r25, r18
     a8e:	4c f0       	brlt	.+18     	; 0xaa2 <speed_regulator+0x58>
     a90:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a92:	99 27       	eor	r25, r25
     a94:	87 fd       	sbrc	r24, 7
     a96:	90 95       	com	r25
     a98:	8a 30       	cpi	r24, 0x0A	; 10
     a9a:	91 05       	cpc	r25, r1
     a9c:	14 f4       	brge	.+4      	; 0xaa2 <speed_regulator+0x58>
		return 0;
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	c5 c0       	rjmp	.+394    	; 0xc2c <speed_regulator+0x1e2>
	}
	
	//printf("motor_pos %i, input_joy %i\n", motor_pos, input_joy);
	
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
     aa2:	8c 8d       	ldd	r24, Y+28	; 0x1c
     aa4:	99 27       	eor	r25, r25
     aa6:	87 fd       	sbrc	r24, 7
     aa8:	90 95       	com	r25
     aaa:	99 23       	and	r25, r25
     aac:	1c f4       	brge	.+6      	; 0xab4 <speed_regulator+0x6a>
     aae:	91 95       	neg	r25
     ab0:	81 95       	neg	r24
     ab2:	91 09       	sbc	r25, r1
     ab4:	24 e6       	ldi	r18, 0x64	; 100
     ab6:	30 e0       	ldi	r19, 0x00	; 0
     ab8:	f9 01       	movw	r30, r18
     aba:	e8 1b       	sub	r30, r24
     abc:	f9 0b       	sbc	r31, r25
     abe:	80 91 06 02 	lds	r24, 0x0206
     ac2:	90 91 07 02 	lds	r25, 0x0207
     ac6:	24 e6       	ldi	r18, 0x64	; 100
     ac8:	30 e0       	ldi	r19, 0x00	; 0
     aca:	b9 01       	movw	r22, r18
     acc:	eb d6       	rcall	.+3542   	; 0x18a4 <__divmodhi4>
     ace:	cb 01       	movw	r24, r22
     ad0:	9c 01       	movw	r18, r24
     ad2:	e2 9f       	mul	r30, r18
     ad4:	c0 01       	movw	r24, r0
     ad6:	e3 9f       	mul	r30, r19
     ad8:	90 0d       	add	r25, r0
     ada:	f2 9f       	mul	r31, r18
     adc:	90 0d       	add	r25, r0
     ade:	11 24       	eor	r1, r1
     ae0:	aa 27       	eor	r26, r26
     ae2:	97 fd       	sbrc	r25, 7
     ae4:	a0 95       	com	r26
     ae6:	ba 2f       	mov	r27, r26
     ae8:	bc 01       	movw	r22, r24
     aea:	cd 01       	movw	r24, r26
     aec:	c4 d5       	rcall	.+2952   	; 0x1676 <__floatsisf>
     aee:	dc 01       	movw	r26, r24
     af0:	cb 01       	movw	r24, r22
     af2:	88 87       	std	Y+8, r24	; 0x08
     af4:	99 87       	std	Y+9, r25	; 0x09
     af6:	aa 87       	std	Y+10, r26	; 0x0a
     af8:	bb 87       	std	Y+11, r27	; 0x0b
	
	e = joy_value - motor_pos; 
     afa:	8a 81       	ldd	r24, Y+2	; 0x02
     afc:	9b 81       	ldd	r25, Y+3	; 0x03
     afe:	aa 27       	eor	r26, r26
     b00:	97 fd       	sbrc	r25, 7
     b02:	a0 95       	com	r26
     b04:	ba 2f       	mov	r27, r26
     b06:	bc 01       	movw	r22, r24
     b08:	cd 01       	movw	r24, r26
     b0a:	b5 d5       	rcall	.+2922   	; 0x1676 <__floatsisf>
     b0c:	dc 01       	movw	r26, r24
     b0e:	cb 01       	movw	r24, r22
     b10:	9c 01       	movw	r18, r24
     b12:	ad 01       	movw	r20, r26
     b14:	68 85       	ldd	r22, Y+8	; 0x08
     b16:	79 85       	ldd	r23, Y+9	; 0x09
     b18:	8a 85       	ldd	r24, Y+10	; 0x0a
     b1a:	9b 85       	ldd	r25, Y+11	; 0x0b
     b1c:	ad d4       	rcall	.+2394   	; 0x1478 <__subsf3>
     b1e:	dc 01       	movw	r26, r24
     b20:	cb 01       	movw	r24, r22
     b22:	8c 83       	std	Y+4, r24	; 0x04
     b24:	9d 83       	std	Y+5, r25	; 0x05
     b26:	ae 83       	std	Y+6, r26	; 0x06
     b28:	bf 83       	std	Y+7, r27	; 0x07
	//printf("e: %i\n", e);
	
	float P = e*Kp;
     b2a:	2c ea       	ldi	r18, 0xAC	; 172
     b2c:	35 ec       	ldi	r19, 0xC5	; 197
     b2e:	47 e2       	ldi	r20, 0x27	; 39
     b30:	57 eb       	ldi	r21, 0xB7	; 183
     b32:	6c 81       	ldd	r22, Y+4	; 0x04
     b34:	7d 81       	ldd	r23, Y+5	; 0x05
     b36:	8e 81       	ldd	r24, Y+6	; 0x06
     b38:	9f 81       	ldd	r25, Y+7	; 0x07
     b3a:	51 d6       	rcall	.+3234   	; 0x17de <__mulsf3>
     b3c:	dc 01       	movw	r26, r24
     b3e:	cb 01       	movw	r24, r22
     b40:	8c 87       	std	Y+12, r24	; 0x0c
     b42:	9d 87       	std	Y+13, r25	; 0x0d
     b44:	ae 87       	std	Y+14, r26	; 0x0e
     b46:	bf 87       	std	Y+15, r27	; 0x0f
	//printf("P: %d\n", P);
	
	float integrateError = e+previousError;
     b48:	80 91 30 02 	lds	r24, 0x0230
     b4c:	90 91 31 02 	lds	r25, 0x0231
     b50:	a0 91 32 02 	lds	r26, 0x0232
     b54:	b0 91 33 02 	lds	r27, 0x0233
     b58:	9c 01       	movw	r18, r24
     b5a:	ad 01       	movw	r20, r26
     b5c:	6c 81       	ldd	r22, Y+4	; 0x04
     b5e:	7d 81       	ldd	r23, Y+5	; 0x05
     b60:	8e 81       	ldd	r24, Y+6	; 0x06
     b62:	9f 81       	ldd	r25, Y+7	; 0x07
     b64:	8a d4       	rcall	.+2324   	; 0x147a <__addsf3>
     b66:	dc 01       	movw	r26, r24
     b68:	cb 01       	movw	r24, r22
     b6a:	88 8b       	std	Y+16, r24	; 0x10
     b6c:	99 8b       	std	Y+17, r25	; 0x11
     b6e:	aa 8b       	std	Y+18, r26	; 0x12
     b70:	bb 8b       	std	Y+19, r27	; 0x13
	float I=t*integrateError * Ki;
     b72:	28 89       	ldd	r18, Y+16	; 0x10
     b74:	39 89       	ldd	r19, Y+17	; 0x11
     b76:	4a 89       	ldd	r20, Y+18	; 0x12
     b78:	5b 89       	ldd	r21, Y+19	; 0x13
     b7a:	6d 8d       	ldd	r22, Y+29	; 0x1d
     b7c:	7e 8d       	ldd	r23, Y+30	; 0x1e
     b7e:	8f 8d       	ldd	r24, Y+31	; 0x1f
     b80:	98 a1       	ldd	r25, Y+32	; 0x20
     b82:	2d d6       	rcall	.+3162   	; 0x17de <__mulsf3>
     b84:	dc 01       	movw	r26, r24
     b86:	cb 01       	movw	r24, r22
     b88:	2a e0       	ldi	r18, 0x0A	; 10
     b8a:	37 ed       	ldi	r19, 0xD7	; 215
     b8c:	43 ea       	ldi	r20, 0xA3	; 163
     b8e:	5b eb       	ldi	r21, 0xBB	; 187
     b90:	bc 01       	movw	r22, r24
     b92:	cd 01       	movw	r24, r26
     b94:	24 d6       	rcall	.+3144   	; 0x17de <__mulsf3>
     b96:	dc 01       	movw	r26, r24
     b98:	cb 01       	movw	r24, r22
     b9a:	8c 8b       	std	Y+20, r24	; 0x14
     b9c:	9d 8b       	std	Y+21, r25	; 0x15
     b9e:	ae 8b       	std	Y+22, r26	; 0x16
     ba0:	bf 8b       	std	Y+23, r27	; 0x17
	//integral += e * t;
	//printf("I: %d\n", integral);
	
	previousError += e;
     ba2:	80 91 30 02 	lds	r24, 0x0230
     ba6:	90 91 31 02 	lds	r25, 0x0231
     baa:	a0 91 32 02 	lds	r26, 0x0232
     bae:	b0 91 33 02 	lds	r27, 0x0233
     bb2:	2c 81       	ldd	r18, Y+4	; 0x04
     bb4:	3d 81       	ldd	r19, Y+5	; 0x05
     bb6:	4e 81       	ldd	r20, Y+6	; 0x06
     bb8:	5f 81       	ldd	r21, Y+7	; 0x07
     bba:	bc 01       	movw	r22, r24
     bbc:	cd 01       	movw	r24, r26
     bbe:	5d d4       	rcall	.+2234   	; 0x147a <__addsf3>
     bc0:	dc 01       	movw	r26, r24
     bc2:	cb 01       	movw	r24, r22
     bc4:	80 93 30 02 	sts	0x0230, r24
     bc8:	90 93 31 02 	sts	0x0231, r25
     bcc:	a0 93 32 02 	sts	0x0232, r26
     bd0:	b0 93 33 02 	sts	0x0233, r27
	
	//printf("motor_pos %i, joy_value %i\n", motor_pos, joy_value);
	//printf("K: %i %i\n", K_p, K_i);
	float u = P + I;
     bd4:	2c 89       	ldd	r18, Y+20	; 0x14
     bd6:	3d 89       	ldd	r19, Y+21	; 0x15
     bd8:	4e 89       	ldd	r20, Y+22	; 0x16
     bda:	5f 89       	ldd	r21, Y+23	; 0x17
     bdc:	6c 85       	ldd	r22, Y+12	; 0x0c
     bde:	7d 85       	ldd	r23, Y+13	; 0x0d
     be0:	8e 85       	ldd	r24, Y+14	; 0x0e
     be2:	9f 85       	ldd	r25, Y+15	; 0x0f
     be4:	4a d4       	rcall	.+2196   	; 0x147a <__addsf3>
     be6:	dc 01       	movw	r26, r24
     be8:	cb 01       	movw	r24, r22
     bea:	88 8f       	std	Y+24, r24	; 0x18
     bec:	99 8f       	std	Y+25, r25	; 0x19
     bee:	aa 8f       	std	Y+26, r26	; 0x1a
     bf0:	bb 8f       	std	Y+27, r27	; 0x1b
	//printf("u: %d\n", u);
	
	uint8_t out = abs(u) / (encoder_max/255);
     bf2:	88 8d       	ldd	r24, Y+24	; 0x18
     bf4:	99 8d       	ldd	r25, Y+25	; 0x19
     bf6:	aa 8d       	ldd	r26, Y+26	; 0x1a
     bf8:	bb 8d       	ldd	r27, Y+27	; 0x1b
     bfa:	bc 01       	movw	r22, r24
     bfc:	cd 01       	movw	r24, r26
     bfe:	7f d6       	rcall	.+3326   	; 0x18fe <abs>
     c00:	fc 01       	movw	r30, r24
     c02:	80 91 06 02 	lds	r24, 0x0206
     c06:	90 91 07 02 	lds	r25, 0x0207
     c0a:	2f ef       	ldi	r18, 0xFF	; 255
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	b9 01       	movw	r22, r18
     c10:	49 d6       	rcall	.+3218   	; 0x18a4 <__divmodhi4>
     c12:	cb 01       	movw	r24, r22
     c14:	9c 01       	movw	r18, r24
     c16:	cf 01       	movw	r24, r30
     c18:	b9 01       	movw	r22, r18
     c1a:	44 d6       	rcall	.+3208   	; 0x18a4 <__divmodhi4>
     c1c:	cb 01       	movw	r24, r22
     c1e:	89 83       	std	Y+1, r24	; 0x01
	//out = abs(out);
	//printf("out %i\n", out);
	if (out > NICE_SPEED){
     c20:	89 81       	ldd	r24, Y+1	; 0x01
     c22:	85 36       	cpi	r24, 0x65	; 101
     c24:	10 f0       	brcs	.+4      	; 0xc2a <speed_regulator+0x1e0>
		out = NICE_SPEED; //out/1.2;
     c26:	84 e6       	ldi	r24, 0x64	; 100
     c28:	89 83       	std	Y+1, r24	; 0x01
	}
	return out;
     c2a:	89 81       	ldd	r24, Y+1	; 0x01
}
     c2c:	a6 96       	adiw	r28, 0x26	; 38
     c2e:	0f b6       	in	r0, 0x3f	; 63
     c30:	f8 94       	cli
     c32:	de bf       	out	0x3e, r29	; 62
     c34:	0f be       	out	0x3f, r0	; 63
     c36:	cd bf       	out	0x3d, r28	; 61
     c38:	df 91       	pop	r29
     c3a:	cf 91       	pop	r28
     c3c:	08 95       	ret

00000c3e <pwm_init>:
#define SLIDE_NEUTRAL 20
#define SLIDE_MAX 255
#define SLIDE_MIN 0
#define SLIDE_CENTER (SLIDE_MAX/2)

void pwm_init(){
     c3e:	cf 93       	push	r28
     c40:	df 93       	push	r29
     c42:	cd b7       	in	r28, 0x3d	; 61
     c44:	de b7       	in	r29, 0x3e	; 62
	/* Set period to 20 ms. */
	//ICR1H = TIMER1_PERIOD & (0xFFFF << 8);
	//ICR1L = TIMER1_PERIOD & (0xFFFF << 0);
	ICR1 = TIMER1_PERIOD;
     c46:	86 e8       	ldi	r24, 0x86	; 134
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	21 ee       	ldi	r18, 0xE1	; 225
     c4c:	34 e0       	ldi	r19, 0x04	; 4
     c4e:	fc 01       	movw	r30, r24
     c50:	31 83       	std	Z+1, r19	; 0x01
     c52:	20 83       	st	Z, r18
	
	/* Initialize duty cycle to 1,5 ms for "neutral" position. */
	//OCR1AH = DUTY_CYCLE_NEUTRAL & (0xFFFF << 8);
	//OCR1AL = DUTY_CYCLE_NEUTRAL & (0xFFFF << 0);
	OCR1A = DUTY_CYCLE_CENTER;
     c54:	88 e8       	ldi	r24, 0x88	; 136
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	2e e5       	ldi	r18, 0x5E	; 94
     c5a:	30 e0       	ldi	r19, 0x00	; 0
     c5c:	fc 01       	movw	r30, r24
     c5e:	31 83       	std	Z+1, r19	; 0x01
     c60:	20 83       	st	Z, r18
	
	/* Set DDRB OC1A as output. */
	DDRB |= (1<<PB5);
     c62:	84 e2       	ldi	r24, 0x24	; 36
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	24 e2       	ldi	r18, 0x24	; 36
     c68:	30 e0       	ldi	r19, 0x00	; 0
     c6a:	f9 01       	movw	r30, r18
     c6c:	20 81       	ld	r18, Z
     c6e:	20 62       	ori	r18, 0x20	; 32
     c70:	fc 01       	movw	r30, r24
     c72:	20 83       	st	Z, r18
	
	/* Set Waveform Generation Mode 14 (fast PWM). */
	TCCR1A &= ~(1<<WGM10);
     c74:	80 e8       	ldi	r24, 0x80	; 128
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	20 e8       	ldi	r18, 0x80	; 128
     c7a:	30 e0       	ldi	r19, 0x00	; 0
     c7c:	f9 01       	movw	r30, r18
     c7e:	20 81       	ld	r18, Z
     c80:	2e 7f       	andi	r18, 0xFE	; 254
     c82:	fc 01       	movw	r30, r24
     c84:	20 83       	st	Z, r18
	TCCR1A |= (1<<WGM11);
     c86:	80 e8       	ldi	r24, 0x80	; 128
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	20 e8       	ldi	r18, 0x80	; 128
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	f9 01       	movw	r30, r18
     c90:	20 81       	ld	r18, Z
     c92:	22 60       	ori	r18, 0x02	; 2
     c94:	fc 01       	movw	r30, r24
     c96:	20 83       	st	Z, r18
	TCCR1B |= ((1<<WGM13) | (1<<WGM12));
     c98:	81 e8       	ldi	r24, 0x81	; 129
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	21 e8       	ldi	r18, 0x81	; 129
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	f9 01       	movw	r30, r18
     ca2:	20 81       	ld	r18, Z
     ca4:	28 61       	ori	r18, 0x18	; 24
     ca6:	fc 01       	movw	r30, r24
     ca8:	20 83       	st	Z, r18
	
	/* Compare output mode for fast PWM. */
	TCCR1A &= ~(1<<COM1A0);
     caa:	80 e8       	ldi	r24, 0x80	; 128
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	20 e8       	ldi	r18, 0x80	; 128
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	f9 01       	movw	r30, r18
     cb4:	20 81       	ld	r18, Z
     cb6:	2f 7b       	andi	r18, 0xBF	; 191
     cb8:	fc 01       	movw	r30, r24
     cba:	20 83       	st	Z, r18
	TCCR1A |= (1<<COM1A1);
     cbc:	80 e8       	ldi	r24, 0x80	; 128
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	20 e8       	ldi	r18, 0x80	; 128
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	f9 01       	movw	r30, r18
     cc6:	20 81       	ld	r18, Z
     cc8:	20 68       	ori	r18, 0x80	; 128
     cca:	fc 01       	movw	r30, r24
     ccc:	20 83       	st	Z, r18
	
	/* Prescaler 256. */
	TCCR1B &= ~((1<<CS11) | (1<<CS10));
     cce:	81 e8       	ldi	r24, 0x81	; 129
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	21 e8       	ldi	r18, 0x81	; 129
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	f9 01       	movw	r30, r18
     cd8:	20 81       	ld	r18, Z
     cda:	2c 7f       	andi	r18, 0xFC	; 252
     cdc:	fc 01       	movw	r30, r24
     cde:	20 83       	st	Z, r18
	TCCR1B |= (1<<CS12);
     ce0:	81 e8       	ldi	r24, 0x81	; 129
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	21 e8       	ldi	r18, 0x81	; 129
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	f9 01       	movw	r30, r18
     cea:	20 81       	ld	r18, Z
     cec:	24 60       	ori	r18, 0x04	; 4
     cee:	fc 01       	movw	r30, r24
     cf0:	20 83       	st	Z, r18
}
     cf2:	df 91       	pop	r29
     cf4:	cf 91       	pop	r28
     cf6:	08 95       	ret

00000cf8 <set_pwm_duty_cycle>:





void set_pwm_duty_cycle(uint8_t input_slide_pos){
     cf8:	0f 93       	push	r16
     cfa:	1f 93       	push	r17
     cfc:	cf 93       	push	r28
     cfe:	df 93       	push	r29
     d00:	00 d0       	rcall	.+0      	; 0xd02 <set_pwm_duty_cycle+0xa>
     d02:	cd b7       	in	r28, 0x3d	; 61
     d04:	de b7       	in	r29, 0x3e	; 62
     d06:	8b 83       	std	Y+3, r24	; 0x03
	//printf("Position %i \n", input_slide_pos);
	if (input_slide_pos >= SLIDE_MAX){
     d08:	8b 81       	ldd	r24, Y+3	; 0x03
     d0a:	8f 3f       	cpi	r24, 0xFF	; 255
     d0c:	41 f4       	brne	.+16     	; 0xd1e <set_pwm_duty_cycle+0x26>
		OCR1A = DUTY_CYCLE_CENTER - DUTY_MAX;
     d0e:	88 e8       	ldi	r24, 0x88	; 136
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	29 e3       	ldi	r18, 0x39	; 57
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	fc 01       	movw	r30, r24
     d18:	31 83       	std	Z+1, r19	; 0x01
     d1a:	20 83       	st	Z, r18
     d1c:	6e c0       	rjmp	.+220    	; 0xdfa <set_pwm_duty_cycle+0x102>
	}
	else if (input_slide_pos <= SLIDE_MIN){
     d1e:	8b 81       	ldd	r24, Y+3	; 0x03
     d20:	88 23       	and	r24, r24
     d22:	41 f4       	brne	.+16     	; 0xd34 <set_pwm_duty_cycle+0x3c>
		OCR1A = DUTY_CYCLE_CENTER + DUTY_MAX;
     d24:	88 e8       	ldi	r24, 0x88	; 136
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	23 e8       	ldi	r18, 0x83	; 131
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	fc 01       	movw	r30, r24
     d2e:	31 83       	std	Z+1, r19	; 0x01
     d30:	20 83       	st	Z, r18
     d32:	63 c0       	rjmp	.+198    	; 0xdfa <set_pwm_duty_cycle+0x102>
	}
	else if (input_slide_pos >= SLIDE_CENTER+SLIDE_NEUTRAL){
     d34:	8b 81       	ldd	r24, Y+3	; 0x03
     d36:	83 39       	cpi	r24, 0x93	; 147
     d38:	58 f1       	brcs	.+86     	; 0xd90 <set_pwm_duty_cycle+0x98>
		int8_t input_slide_pos_int = input_slide_pos -127;
     d3a:	8b 81       	ldd	r24, Y+3	; 0x03
     d3c:	8f 57       	subi	r24, 0x7F	; 127
     d3e:	89 83       	std	Y+1, r24	; 0x01
		OCR1A = DUTY_CYCLE_CENTER - (input_slide_pos_int / DUTY_CONVERT_FACTOR);
     d40:	08 e8       	ldi	r16, 0x88	; 136
     d42:	10 e0       	ldi	r17, 0x00	; 0
     d44:	89 81       	ldd	r24, Y+1	; 0x01
     d46:	99 27       	eor	r25, r25
     d48:	87 fd       	sbrc	r24, 7
     d4a:	90 95       	com	r25
     d4c:	a9 2f       	mov	r26, r25
     d4e:	b9 2f       	mov	r27, r25
     d50:	bc 01       	movw	r22, r24
     d52:	cd 01       	movw	r24, r26
     d54:	90 d4       	rcall	.+2336   	; 0x1676 <__floatsisf>
     d56:	dc 01       	movw	r26, r24
     d58:	cb 01       	movw	r24, r22
     d5a:	20 e0       	ldi	r18, 0x00	; 0
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	40 e6       	ldi	r20, 0x60	; 96
     d60:	50 e4       	ldi	r21, 0x40	; 64
     d62:	bc 01       	movw	r22, r24
     d64:	cd 01       	movw	r24, r26
     d66:	f1 d3       	rcall	.+2018   	; 0x154a <__divsf3>
     d68:	dc 01       	movw	r26, r24
     d6a:	cb 01       	movw	r24, r22
     d6c:	9c 01       	movw	r18, r24
     d6e:	ad 01       	movw	r20, r26
     d70:	60 e0       	ldi	r22, 0x00	; 0
     d72:	70 e0       	ldi	r23, 0x00	; 0
     d74:	8c eb       	ldi	r24, 0xBC	; 188
     d76:	92 e4       	ldi	r25, 0x42	; 66
     d78:	7f d3       	rcall	.+1790   	; 0x1478 <__subsf3>
     d7a:	dc 01       	movw	r26, r24
     d7c:	cb 01       	movw	r24, r22
     d7e:	bc 01       	movw	r22, r24
     d80:	cd 01       	movw	r24, r26
     d82:	4b d4       	rcall	.+2198   	; 0x161a <__fixunssfsi>
     d84:	dc 01       	movw	r26, r24
     d86:	cb 01       	movw	r24, r22
     d88:	f8 01       	movw	r30, r16
     d8a:	91 83       	std	Z+1, r25	; 0x01
     d8c:	80 83       	st	Z, r24
     d8e:	35 c0       	rjmp	.+106    	; 0xdfa <set_pwm_duty_cycle+0x102>
	}
	else if (input_slide_pos <= SLIDE_CENTER-SLIDE_NEUTRAL){
     d90:	8b 81       	ldd	r24, Y+3	; 0x03
     d92:	8c 36       	cpi	r24, 0x6C	; 108
     d94:	58 f5       	brcc	.+86     	; 0xdec <set_pwm_duty_cycle+0xf4>
		int8_t input_slide_pos_int = input_slide_pos -127;
     d96:	8b 81       	ldd	r24, Y+3	; 0x03
     d98:	8f 57       	subi	r24, 0x7F	; 127
     d9a:	8a 83       	std	Y+2, r24	; 0x02
		OCR1A = DUTY_CYCLE_CENTER - (input_slide_pos_int / DUTY_CONVERT_FACTOR);
     d9c:	08 e8       	ldi	r16, 0x88	; 136
     d9e:	10 e0       	ldi	r17, 0x00	; 0
     da0:	8a 81       	ldd	r24, Y+2	; 0x02
     da2:	99 27       	eor	r25, r25
     da4:	87 fd       	sbrc	r24, 7
     da6:	90 95       	com	r25
     da8:	a9 2f       	mov	r26, r25
     daa:	b9 2f       	mov	r27, r25
     dac:	bc 01       	movw	r22, r24
     dae:	cd 01       	movw	r24, r26
     db0:	62 d4       	rcall	.+2244   	; 0x1676 <__floatsisf>
     db2:	dc 01       	movw	r26, r24
     db4:	cb 01       	movw	r24, r22
     db6:	20 e0       	ldi	r18, 0x00	; 0
     db8:	30 e0       	ldi	r19, 0x00	; 0
     dba:	40 e6       	ldi	r20, 0x60	; 96
     dbc:	50 e4       	ldi	r21, 0x40	; 64
     dbe:	bc 01       	movw	r22, r24
     dc0:	cd 01       	movw	r24, r26
     dc2:	c3 d3       	rcall	.+1926   	; 0x154a <__divsf3>
     dc4:	dc 01       	movw	r26, r24
     dc6:	cb 01       	movw	r24, r22
     dc8:	9c 01       	movw	r18, r24
     dca:	ad 01       	movw	r20, r26
     dcc:	60 e0       	ldi	r22, 0x00	; 0
     dce:	70 e0       	ldi	r23, 0x00	; 0
     dd0:	8c eb       	ldi	r24, 0xBC	; 188
     dd2:	92 e4       	ldi	r25, 0x42	; 66
     dd4:	51 d3       	rcall	.+1698   	; 0x1478 <__subsf3>
     dd6:	dc 01       	movw	r26, r24
     dd8:	cb 01       	movw	r24, r22
     dda:	bc 01       	movw	r22, r24
     ddc:	cd 01       	movw	r24, r26
     dde:	1d d4       	rcall	.+2106   	; 0x161a <__fixunssfsi>
     de0:	dc 01       	movw	r26, r24
     de2:	cb 01       	movw	r24, r22
     de4:	f8 01       	movw	r30, r16
     de6:	91 83       	std	Z+1, r25	; 0x01
     de8:	80 83       	st	Z, r24
     dea:	07 c0       	rjmp	.+14     	; 0xdfa <set_pwm_duty_cycle+0x102>
	}
	else {
		OCR1A = DUTY_CYCLE_CENTER;
     dec:	88 e8       	ldi	r24, 0x88	; 136
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	2e e5       	ldi	r18, 0x5E	; 94
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	fc 01       	movw	r30, r24
     df6:	31 83       	std	Z+1, r19	; 0x01
     df8:	20 83       	st	Z, r18
	}
}
     dfa:	0f 90       	pop	r0
     dfc:	0f 90       	pop	r0
     dfe:	0f 90       	pop	r0
     e00:	df 91       	pop	r29
     e02:	cf 91       	pop	r28
     e04:	1f 91       	pop	r17
     e06:	0f 91       	pop	r16
     e08:	08 95       	ret

00000e0a <score_count>:
#include <util/delay.h> //for _delay_ms()


int score=0;
int previousTrigger=0;
int score_count(){
     e0a:	cf 93       	push	r28
     e0c:	df 93       	push	r29
     e0e:	cd b7       	in	r28, 0x3d	; 61
     e10:	de b7       	in	r29, 0x3e	; 62
     e12:	2e 97       	sbiw	r28, 0x0e	; 14
     e14:	0f b6       	in	r0, 0x3f	; 63
     e16:	f8 94       	cli
     e18:	de bf       	out	0x3e, r29	; 62
     e1a:	0f be       	out	0x3f, r0	; 63
     e1c:	cd bf       	out	0x3d, r28	; 61
	
	if (previousTrigger!=triggered_ir()){
     e1e:	97 db       	rcall	.-2258   	; 0x54e <triggered_ir>
     e20:	9c 01       	movw	r18, r24
     e22:	80 91 36 02 	lds	r24, 0x0236
     e26:	90 91 37 02 	lds	r25, 0x0237
     e2a:	28 17       	cp	r18, r24
     e2c:	39 07       	cpc	r19, r25
     e2e:	09 f4       	brne	.+2      	; 0xe32 <score_count+0x28>
     e30:	7d c0       	rjmp	.+250    	; 0xf2c <score_count+0x122>
		score+=triggered_ir();
     e32:	8d db       	rcall	.-2278   	; 0x54e <triggered_ir>
     e34:	9c 01       	movw	r18, r24
     e36:	80 91 34 02 	lds	r24, 0x0234
     e3a:	90 91 35 02 	lds	r25, 0x0235
     e3e:	82 0f       	add	r24, r18
     e40:	93 1f       	adc	r25, r19
     e42:	90 93 35 02 	sts	0x0235, r25
     e46:	80 93 34 02 	sts	0x0234, r24
		previousTrigger=triggered_ir();
     e4a:	81 db       	rcall	.-2302   	; 0x54e <triggered_ir>
     e4c:	90 93 37 02 	sts	0x0237, r25
     e50:	80 93 36 02 	sts	0x0236, r24
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	90 e8       	ldi	r25, 0x80	; 128
     e58:	ab e3       	ldi	r26, 0x3B	; 59
     e5a:	b5 e4       	ldi	r27, 0x45	; 69
     e5c:	89 83       	std	Y+1, r24	; 0x01
     e5e:	9a 83       	std	Y+2, r25	; 0x02
     e60:	ab 83       	std	Y+3, r26	; 0x03
     e62:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	4a e7       	ldi	r20, 0x7A	; 122
     e6a:	55 e4       	ldi	r21, 0x45	; 69
     e6c:	69 81       	ldd	r22, Y+1	; 0x01
     e6e:	7a 81       	ldd	r23, Y+2	; 0x02
     e70:	8b 81       	ldd	r24, Y+3	; 0x03
     e72:	9c 81       	ldd	r25, Y+4	; 0x04
     e74:	b4 d4       	rcall	.+2408   	; 0x17de <__mulsf3>
     e76:	dc 01       	movw	r26, r24
     e78:	cb 01       	movw	r24, r22
     e7a:	8d 83       	std	Y+5, r24	; 0x05
     e7c:	9e 83       	std	Y+6, r25	; 0x06
     e7e:	af 83       	std	Y+7, r26	; 0x07
     e80:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     e82:	20 e0       	ldi	r18, 0x00	; 0
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	40 e8       	ldi	r20, 0x80	; 128
     e88:	5f e3       	ldi	r21, 0x3F	; 63
     e8a:	6d 81       	ldd	r22, Y+5	; 0x05
     e8c:	7e 81       	ldd	r23, Y+6	; 0x06
     e8e:	8f 81       	ldd	r24, Y+7	; 0x07
     e90:	98 85       	ldd	r25, Y+8	; 0x08
     e92:	57 d3       	rcall	.+1710   	; 0x1542 <__cmpsf2>
     e94:	88 23       	and	r24, r24
     e96:	2c f4       	brge	.+10     	; 0xea2 <score_count+0x98>
		__ticks = 1;
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	9a 87       	std	Y+10, r25	; 0x0a
     e9e:	89 87       	std	Y+9, r24	; 0x09
     ea0:	3b c0       	rjmp	.+118    	; 0xf18 <score_count+0x10e>
	else if (__tmp > 65535)
     ea2:	20 e0       	ldi	r18, 0x00	; 0
     ea4:	3f ef       	ldi	r19, 0xFF	; 255
     ea6:	4f e7       	ldi	r20, 0x7F	; 127
     ea8:	57 e4       	ldi	r21, 0x47	; 71
     eaa:	6d 81       	ldd	r22, Y+5	; 0x05
     eac:	7e 81       	ldd	r23, Y+6	; 0x06
     eae:	8f 81       	ldd	r24, Y+7	; 0x07
     eb0:	98 85       	ldd	r25, Y+8	; 0x08
     eb2:	91 d4       	rcall	.+2338   	; 0x17d6 <__gesf2>
     eb4:	18 16       	cp	r1, r24
     eb6:	3c f5       	brge	.+78     	; 0xf06 <score_count+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     eb8:	20 e0       	ldi	r18, 0x00	; 0
     eba:	30 e0       	ldi	r19, 0x00	; 0
     ebc:	40 e2       	ldi	r20, 0x20	; 32
     ebe:	51 e4       	ldi	r21, 0x41	; 65
     ec0:	69 81       	ldd	r22, Y+1	; 0x01
     ec2:	7a 81       	ldd	r23, Y+2	; 0x02
     ec4:	8b 81       	ldd	r24, Y+3	; 0x03
     ec6:	9c 81       	ldd	r25, Y+4	; 0x04
     ec8:	8a d4       	rcall	.+2324   	; 0x17de <__mulsf3>
     eca:	dc 01       	movw	r26, r24
     ecc:	cb 01       	movw	r24, r22
     ece:	bc 01       	movw	r22, r24
     ed0:	cd 01       	movw	r24, r26
     ed2:	a3 d3       	rcall	.+1862   	; 0x161a <__fixunssfsi>
     ed4:	dc 01       	movw	r26, r24
     ed6:	cb 01       	movw	r24, r22
     ed8:	9a 87       	std	Y+10, r25	; 0x0a
     eda:	89 87       	std	Y+9, r24	; 0x09
     edc:	0f c0       	rjmp	.+30     	; 0xefc <score_count+0xf2>
     ede:	80 e9       	ldi	r24, 0x90	; 144
     ee0:	91 e0       	ldi	r25, 0x01	; 1
     ee2:	9c 87       	std	Y+12, r25	; 0x0c
     ee4:	8b 87       	std	Y+11, r24	; 0x0b
     ee6:	8b 85       	ldd	r24, Y+11	; 0x0b
     ee8:	9c 85       	ldd	r25, Y+12	; 0x0c
     eea:	01 97       	sbiw	r24, 0x01	; 1
     eec:	f1 f7       	brne	.-4      	; 0xeea <score_count+0xe0>
     eee:	9c 87       	std	Y+12, r25	; 0x0c
     ef0:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ef2:	89 85       	ldd	r24, Y+9	; 0x09
     ef4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ef6:	01 97       	sbiw	r24, 0x01	; 1
     ef8:	9a 87       	std	Y+10, r25	; 0x0a
     efa:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     efc:	89 85       	ldd	r24, Y+9	; 0x09
     efe:	9a 85       	ldd	r25, Y+10	; 0x0a
     f00:	00 97       	sbiw	r24, 0x00	; 0
     f02:	69 f7       	brne	.-38     	; 0xede <score_count+0xd4>
     f04:	13 c0       	rjmp	.+38     	; 0xf2c <score_count+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f06:	6d 81       	ldd	r22, Y+5	; 0x05
     f08:	7e 81       	ldd	r23, Y+6	; 0x06
     f0a:	8f 81       	ldd	r24, Y+7	; 0x07
     f0c:	98 85       	ldd	r25, Y+8	; 0x08
     f0e:	85 d3       	rcall	.+1802   	; 0x161a <__fixunssfsi>
     f10:	dc 01       	movw	r26, r24
     f12:	cb 01       	movw	r24, r22
     f14:	9a 87       	std	Y+10, r25	; 0x0a
     f16:	89 87       	std	Y+9, r24	; 0x09
     f18:	89 85       	ldd	r24, Y+9	; 0x09
     f1a:	9a 85       	ldd	r25, Y+10	; 0x0a
     f1c:	9e 87       	std	Y+14, r25	; 0x0e
     f1e:	8d 87       	std	Y+13, r24	; 0x0d
     f20:	8d 85       	ldd	r24, Y+13	; 0x0d
     f22:	9e 85       	ldd	r25, Y+14	; 0x0e
     f24:	01 97       	sbiw	r24, 0x01	; 1
     f26:	f1 f7       	brne	.-4      	; 0xf24 <score_count+0x11a>
     f28:	9e 87       	std	Y+14, r25	; 0x0e
     f2a:	8d 87       	std	Y+13, r24	; 0x0d
		_delay_ms(NEW_ROUND_SETUP);		//move to print_score() afterwards. 
		
	}
	return score;
     f2c:	80 91 34 02 	lds	r24, 0x0234
     f30:	90 91 35 02 	lds	r25, 0x0235
}
     f34:	2e 96       	adiw	r28, 0x0e	; 14
     f36:	0f b6       	in	r0, 0x3f	; 63
     f38:	f8 94       	cli
     f3a:	de bf       	out	0x3e, r29	; 62
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	cd bf       	out	0x3d, r28	; 61
     f40:	df 91       	pop	r29
     f42:	cf 91       	pop	r28
     f44:	08 95       	ret

00000f46 <solenoid_init>:
#define DELAY_SOLENOIDE 700
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
     f4a:	cd b7       	in	r28, 0x3d	; 61
     f4c:	de b7       	in	r29, 0x3e	; 62
	DDRL |= (1<<PL7);
     f4e:	8a e0       	ldi	r24, 0x0A	; 10
     f50:	91 e0       	ldi	r25, 0x01	; 1
     f52:	2a e0       	ldi	r18, 0x0A	; 10
     f54:	31 e0       	ldi	r19, 0x01	; 1
     f56:	f9 01       	movw	r30, r18
     f58:	20 81       	ld	r18, Z
     f5a:	20 68       	ori	r18, 0x80	; 128
     f5c:	fc 01       	movw	r30, r24
     f5e:	20 83       	st	Z, r18
	PORTL |= (1<<PL7);
     f60:	8b e0       	ldi	r24, 0x0B	; 11
     f62:	91 e0       	ldi	r25, 0x01	; 1
     f64:	2b e0       	ldi	r18, 0x0B	; 11
     f66:	31 e0       	ldi	r19, 0x01	; 1
     f68:	f9 01       	movw	r30, r18
     f6a:	20 81       	ld	r18, Z
     f6c:	20 68       	ori	r18, 0x80	; 128
     f6e:	fc 01       	movw	r30, r24
     f70:	20 83       	st	Z, r18
}
     f72:	df 91       	pop	r29
     f74:	cf 91       	pop	r28
     f76:	08 95       	ret

00000f78 <push_solenoid>:

void push_solenoid(){
     f78:	cf 93       	push	r28
     f7a:	df 93       	push	r29
     f7c:	cd b7       	in	r28, 0x3d	; 61
     f7e:	de b7       	in	r29, 0x3e	; 62
     f80:	2e 97       	sbiw	r28, 0x0e	; 14
     f82:	0f b6       	in	r0, 0x3f	; 63
     f84:	f8 94       	cli
     f86:	de bf       	out	0x3e, r29	; 62
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	cd bf       	out	0x3d, r28	; 61

	PORTL &= ~(1<<PL7);
     f8c:	8b e0       	ldi	r24, 0x0B	; 11
     f8e:	91 e0       	ldi	r25, 0x01	; 1
     f90:	2b e0       	ldi	r18, 0x0B	; 11
     f92:	31 e0       	ldi	r19, 0x01	; 1
     f94:	f9 01       	movw	r30, r18
     f96:	20 81       	ld	r18, Z
     f98:	2f 77       	andi	r18, 0x7F	; 127
     f9a:	fc 01       	movw	r30, r24
     f9c:	20 83       	st	Z, r18
     f9e:	80 e0       	ldi	r24, 0x00	; 0
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	af e2       	ldi	r26, 0x2F	; 47
     fa4:	b4 e4       	ldi	r27, 0x44	; 68
     fa6:	89 83       	std	Y+1, r24	; 0x01
     fa8:	9a 83       	std	Y+2, r25	; 0x02
     faa:	ab 83       	std	Y+3, r26	; 0x03
     fac:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     fae:	20 e0       	ldi	r18, 0x00	; 0
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	4a e7       	ldi	r20, 0x7A	; 122
     fb4:	53 e4       	ldi	r21, 0x43	; 67
     fb6:	69 81       	ldd	r22, Y+1	; 0x01
     fb8:	7a 81       	ldd	r23, Y+2	; 0x02
     fba:	8b 81       	ldd	r24, Y+3	; 0x03
     fbc:	9c 81       	ldd	r25, Y+4	; 0x04
     fbe:	0f d4       	rcall	.+2078   	; 0x17de <__mulsf3>
     fc0:	dc 01       	movw	r26, r24
     fc2:	cb 01       	movw	r24, r22
     fc4:	8d 83       	std	Y+5, r24	; 0x05
     fc6:	9e 83       	std	Y+6, r25	; 0x06
     fc8:	af 83       	std	Y+7, r26	; 0x07
     fca:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     fcc:	20 e0       	ldi	r18, 0x00	; 0
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	40 e8       	ldi	r20, 0x80	; 128
     fd2:	5f e3       	ldi	r21, 0x3F	; 63
     fd4:	6d 81       	ldd	r22, Y+5	; 0x05
     fd6:	7e 81       	ldd	r23, Y+6	; 0x06
     fd8:	8f 81       	ldd	r24, Y+7	; 0x07
     fda:	98 85       	ldd	r25, Y+8	; 0x08
     fdc:	b2 d2       	rcall	.+1380   	; 0x1542 <__cmpsf2>
     fde:	88 23       	and	r24, r24
     fe0:	2c f4       	brge	.+10     	; 0xfec <push_solenoid+0x74>
		__ticks = 1;
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	9a 87       	std	Y+10, r25	; 0x0a
     fe8:	89 87       	std	Y+9, r24	; 0x09
     fea:	3b c0       	rjmp	.+118    	; 0x1062 <push_solenoid+0xea>
	else if (__tmp > 65535)
     fec:	20 e0       	ldi	r18, 0x00	; 0
     fee:	3f ef       	ldi	r19, 0xFF	; 255
     ff0:	4f e7       	ldi	r20, 0x7F	; 127
     ff2:	57 e4       	ldi	r21, 0x47	; 71
     ff4:	6d 81       	ldd	r22, Y+5	; 0x05
     ff6:	7e 81       	ldd	r23, Y+6	; 0x06
     ff8:	8f 81       	ldd	r24, Y+7	; 0x07
     ffa:	98 85       	ldd	r25, Y+8	; 0x08
     ffc:	ec d3       	rcall	.+2008   	; 0x17d6 <__gesf2>
     ffe:	18 16       	cp	r1, r24
    1000:	3c f5       	brge	.+78     	; 0x1050 <push_solenoid+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1002:	20 e0       	ldi	r18, 0x00	; 0
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	40 e2       	ldi	r20, 0x20	; 32
    1008:	51 e4       	ldi	r21, 0x41	; 65
    100a:	69 81       	ldd	r22, Y+1	; 0x01
    100c:	7a 81       	ldd	r23, Y+2	; 0x02
    100e:	8b 81       	ldd	r24, Y+3	; 0x03
    1010:	9c 81       	ldd	r25, Y+4	; 0x04
    1012:	e5 d3       	rcall	.+1994   	; 0x17de <__mulsf3>
    1014:	dc 01       	movw	r26, r24
    1016:	cb 01       	movw	r24, r22
    1018:	bc 01       	movw	r22, r24
    101a:	cd 01       	movw	r24, r26
    101c:	fe d2       	rcall	.+1532   	; 0x161a <__fixunssfsi>
    101e:	dc 01       	movw	r26, r24
    1020:	cb 01       	movw	r24, r22
    1022:	9a 87       	std	Y+10, r25	; 0x0a
    1024:	89 87       	std	Y+9, r24	; 0x09
    1026:	0f c0       	rjmp	.+30     	; 0x1046 <push_solenoid+0xce>
    1028:	89 e1       	ldi	r24, 0x19	; 25
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	9c 87       	std	Y+12, r25	; 0x0c
    102e:	8b 87       	std	Y+11, r24	; 0x0b
    1030:	8b 85       	ldd	r24, Y+11	; 0x0b
    1032:	9c 85       	ldd	r25, Y+12	; 0x0c
    1034:	01 97       	sbiw	r24, 0x01	; 1
    1036:	f1 f7       	brne	.-4      	; 0x1034 <push_solenoid+0xbc>
    1038:	9c 87       	std	Y+12, r25	; 0x0c
    103a:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    103c:	89 85       	ldd	r24, Y+9	; 0x09
    103e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1040:	01 97       	sbiw	r24, 0x01	; 1
    1042:	9a 87       	std	Y+10, r25	; 0x0a
    1044:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1046:	89 85       	ldd	r24, Y+9	; 0x09
    1048:	9a 85       	ldd	r25, Y+10	; 0x0a
    104a:	00 97       	sbiw	r24, 0x00	; 0
    104c:	69 f7       	brne	.-38     	; 0x1028 <push_solenoid+0xb0>
    104e:	13 c0       	rjmp	.+38     	; 0x1076 <push_solenoid+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1050:	6d 81       	ldd	r22, Y+5	; 0x05
    1052:	7e 81       	ldd	r23, Y+6	; 0x06
    1054:	8f 81       	ldd	r24, Y+7	; 0x07
    1056:	98 85       	ldd	r25, Y+8	; 0x08
    1058:	e0 d2       	rcall	.+1472   	; 0x161a <__fixunssfsi>
    105a:	dc 01       	movw	r26, r24
    105c:	cb 01       	movw	r24, r22
    105e:	9a 87       	std	Y+10, r25	; 0x0a
    1060:	89 87       	std	Y+9, r24	; 0x09
    1062:	89 85       	ldd	r24, Y+9	; 0x09
    1064:	9a 85       	ldd	r25, Y+10	; 0x0a
    1066:	9e 87       	std	Y+14, r25	; 0x0e
    1068:	8d 87       	std	Y+13, r24	; 0x0d
    106a:	8d 85       	ldd	r24, Y+13	; 0x0d
    106c:	9e 85       	ldd	r25, Y+14	; 0x0e
    106e:	01 97       	sbiw	r24, 0x01	; 1
    1070:	f1 f7       	brne	.-4      	; 0x106e <push_solenoid+0xf6>
    1072:	9e 87       	std	Y+14, r25	; 0x0e
    1074:	8d 87       	std	Y+13, r24	; 0x0d
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
    1076:	8b e0       	ldi	r24, 0x0B	; 11
    1078:	91 e0       	ldi	r25, 0x01	; 1
    107a:	2b e0       	ldi	r18, 0x0B	; 11
    107c:	31 e0       	ldi	r19, 0x01	; 1
    107e:	f9 01       	movw	r30, r18
    1080:	20 81       	ld	r18, Z
    1082:	20 68       	ori	r18, 0x80	; 128
    1084:	fc 01       	movw	r30, r24
    1086:	20 83       	st	Z, r18
	
}
    1088:	2e 96       	adiw	r28, 0x0e	; 14
    108a:	0f b6       	in	r0, 0x3f	; 63
    108c:	f8 94       	cli
    108e:	de bf       	out	0x3e, r29	; 62
    1090:	0f be       	out	0x3f, r0	; 63
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	df 91       	pop	r29
    1096:	cf 91       	pop	r28
    1098:	08 95       	ret

0000109a <SPI_master_init>:
#define MOSI	2
#define MISO	3



void SPI_master_init(){
    109a:	cf 93       	push	r28
    109c:	df 93       	push	r29
    109e:	cd b7       	in	r28, 0x3d	; 61
    10a0:	de b7       	in	r29, 0x3e	; 62
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
    10a2:	84 e2       	ldi	r24, 0x24	; 36
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	24 e2       	ldi	r18, 0x24	; 36
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	f9 01       	movw	r30, r18
    10ac:	20 81       	ld	r18, Z
    10ae:	27 68       	ori	r18, 0x87	; 135
    10b0:	fc 01       	movw	r30, r24
    10b2:	20 83       	st	Z, r18
	DDRB &= ~((1<<MISO));		//Set MISO input.
    10b4:	84 e2       	ldi	r24, 0x24	; 36
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	24 e2       	ldi	r18, 0x24	; 36
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	f9 01       	movw	r30, r18
    10be:	20 81       	ld	r18, Z
    10c0:	27 7f       	andi	r18, 0xF7	; 247
    10c2:	fc 01       	movw	r30, r24
    10c4:	20 83       	st	Z, r18
	PORTB|=(1<<MISO);
    10c6:	85 e2       	ldi	r24, 0x25	; 37
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	25 e2       	ldi	r18, 0x25	; 37
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	f9 01       	movw	r30, r18
    10d0:	20 81       	ld	r18, Z
    10d2:	28 60       	ori	r18, 0x08	; 8
    10d4:	fc 01       	movw	r30, r24
    10d6:	20 83       	st	Z, r18
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
    10d8:	8c e4       	ldi	r24, 0x4C	; 76
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	2c e4       	ldi	r18, 0x4C	; 76
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	f9 01       	movw	r30, r18
    10e2:	20 81       	ld	r18, Z
    10e4:	22 65       	ori	r18, 0x52	; 82
    10e6:	fc 01       	movw	r30, r24
    10e8:	20 83       	st	Z, r18
	//PINB &= !(1<<PB4);
}
    10ea:	df 91       	pop	r29
    10ec:	cf 91       	pop	r28
    10ee:	08 95       	ret

000010f0 <send_master_SPI>:

void send_master_SPI(char data){
    10f0:	cf 93       	push	r28
    10f2:	df 93       	push	r29
    10f4:	1f 92       	push	r1
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;			//Send data.
    10fc:	8e e4       	ldi	r24, 0x4E	; 78
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	29 81       	ldd	r18, Y+1	; 0x01
    1102:	fc 01       	movw	r30, r24
    1104:	20 83       	st	Z, r18
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
    1106:	00 00       	nop
    1108:	8d e4       	ldi	r24, 0x4D	; 77
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	fc 01       	movw	r30, r24
    110e:	80 81       	ld	r24, Z
    1110:	88 23       	and	r24, r24
    1112:	d4 f7       	brge	.-12     	; 0x1108 <send_master_SPI+0x18>
}
    1114:	0f 90       	pop	r0
    1116:	df 91       	pop	r29
    1118:	cf 91       	pop	r28
    111a:	08 95       	ret

0000111c <read_master_SPI>:

char read_master_SPI(){
    111c:	cf 93       	push	r28
    111e:	df 93       	push	r29
    1120:	cd b7       	in	r28, 0x3d	; 61
    1122:	de b7       	in	r29, 0x3e	; 62
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
    1124:	8f ef       	ldi	r24, 0xFF	; 255
    1126:	e4 df       	rcall	.-56     	; 0x10f0 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
    1128:	00 00       	nop
    112a:	8d e4       	ldi	r24, 0x4D	; 77
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	fc 01       	movw	r30, r24
    1130:	80 81       	ld	r24, Z
    1132:	88 23       	and	r24, r24
    1134:	d4 f7       	brge	.-12     	; 0x112a <read_master_SPI+0xe>
	return SPDR;
    1136:	8e e4       	ldi	r24, 0x4E	; 78
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	fc 01       	movw	r30, r24
    113c:	80 81       	ld	r24, Z
}
    113e:	df 91       	pop	r29
    1140:	cf 91       	pop	r28
    1142:	08 95       	ret

00001144 <spi_chipselect_activate>:

void spi_chipselect_activate(){
    1144:	cf 93       	push	r28
    1146:	df 93       	push	r29
    1148:	cd b7       	in	r28, 0x3d	; 61
    114a:	de b7       	in	r29, 0x3e	; 62
	PORTB |=(1<<SSn);
    114c:	85 e2       	ldi	r24, 0x25	; 37
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	25 e2       	ldi	r18, 0x25	; 37
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	f9 01       	movw	r30, r18
    1156:	20 81       	ld	r18, Z
    1158:	20 68       	ori	r18, 0x80	; 128
    115a:	fc 01       	movw	r30, r24
    115c:	20 83       	st	Z, r18
}
    115e:	df 91       	pop	r29
    1160:	cf 91       	pop	r28
    1162:	08 95       	ret

00001164 <spi_chipselect_deactivate>:

void spi_chipselect_deactivate(){
    1164:	cf 93       	push	r28
    1166:	df 93       	push	r29
    1168:	cd b7       	in	r28, 0x3d	; 61
    116a:	de b7       	in	r29, 0x3e	; 62
	PORTB &=~(1<<SSn);
    116c:	85 e2       	ldi	r24, 0x25	; 37
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	25 e2       	ldi	r18, 0x25	; 37
    1172:	30 e0       	ldi	r19, 0x00	; 0
    1174:	f9 01       	movw	r30, r18
    1176:	20 81       	ld	r18, Z
    1178:	2f 77       	andi	r18, 0x7F	; 127
    117a:	fc 01       	movw	r30, r24
    117c:	20 83       	st	Z, r18
}
    117e:	df 91       	pop	r29
    1180:	cf 91       	pop	r28
    1182:	08 95       	ret

00001184 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    1184:	cf 93       	push	r28
    1186:	df 93       	push	r29
    1188:	cd b7       	in	r28, 0x3d	; 61
    118a:	de b7       	in	r29, 0x3e	; 62
    118c:	88 eb       	ldi	r24, 0xB8	; 184
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	2c e0       	ldi	r18, 0x0C	; 12
    1192:	fc 01       	movw	r30, r24
    1194:	20 83       	st	Z, r18
    1196:	8b eb       	ldi	r24, 0xBB	; 187
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	2f ef       	ldi	r18, 0xFF	; 255
    119c:	fc 01       	movw	r30, r24
    119e:	20 83       	st	Z, r18
    11a0:	8c eb       	ldi	r24, 0xBC	; 188
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	24 e0       	ldi	r18, 0x04	; 4
    11a6:	fc 01       	movw	r30, r24
    11a8:	20 83       	st	Z, r18
    11aa:	df 91       	pop	r29
    11ac:	cf 91       	pop	r28
    11ae:	08 95       	ret

000011b0 <TWI_Transceiver_Busy>:
    11b0:	cf 93       	push	r28
    11b2:	df 93       	push	r29
    11b4:	cd b7       	in	r28, 0x3d	; 61
    11b6:	de b7       	in	r29, 0x3e	; 62
    11b8:	8c eb       	ldi	r24, 0xBC	; 188
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	fc 01       	movw	r30, r24
    11be:	80 81       	ld	r24, Z
    11c0:	81 70       	andi	r24, 0x01	; 1
    11c2:	df 91       	pop	r29
    11c4:	cf 91       	pop	r28
    11c6:	08 95       	ret

000011c8 <TWI_Start_Transceiver_With_Data>:
    11c8:	cf 93       	push	r28
    11ca:	df 93       	push	r29
    11cc:	00 d0       	rcall	.+0      	; 0x11ce <TWI_Start_Transceiver_With_Data+0x6>
    11ce:	1f 92       	push	r1
    11d0:	cd b7       	in	r28, 0x3d	; 61
    11d2:	de b7       	in	r29, 0x3e	; 62
    11d4:	9b 83       	std	Y+3, r25	; 0x03
    11d6:	8a 83       	std	Y+2, r24	; 0x02
    11d8:	6c 83       	std	Y+4, r22	; 0x04
    11da:	00 00       	nop
    11dc:	e9 df       	rcall	.-46     	; 0x11b0 <TWI_Transceiver_Busy>
    11de:	88 23       	and	r24, r24
    11e0:	e9 f7       	brne	.-6      	; 0x11dc <TWI_Start_Transceiver_With_Data+0x14>
    11e2:	8c 81       	ldd	r24, Y+4	; 0x04
    11e4:	80 93 3c 02 	sts	0x023C, r24
    11e8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ea:	9b 81       	ldd	r25, Y+3	; 0x03
    11ec:	fc 01       	movw	r30, r24
    11ee:	80 81       	ld	r24, Z
    11f0:	80 93 38 02 	sts	0x0238, r24
    11f4:	8a 81       	ldd	r24, Y+2	; 0x02
    11f6:	9b 81       	ldd	r25, Y+3	; 0x03
    11f8:	fc 01       	movw	r30, r24
    11fa:	80 81       	ld	r24, Z
    11fc:	88 2f       	mov	r24, r24
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	81 70       	andi	r24, 0x01	; 1
    1202:	99 27       	eor	r25, r25
    1204:	00 97       	sbiw	r24, 0x00	; 0
    1206:	d1 f4       	brne	.+52     	; 0x123c <TWI_Start_Transceiver_With_Data+0x74>
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	89 83       	std	Y+1, r24	; 0x01
    120c:	13 c0       	rjmp	.+38     	; 0x1234 <TWI_Start_Transceiver_With_Data+0x6c>
    120e:	89 81       	ldd	r24, Y+1	; 0x01
    1210:	88 2f       	mov	r24, r24
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	29 81       	ldd	r18, Y+1	; 0x01
    1216:	22 2f       	mov	r18, r18
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	4a 81       	ldd	r20, Y+2	; 0x02
    121c:	5b 81       	ldd	r21, Y+3	; 0x03
    121e:	24 0f       	add	r18, r20
    1220:	35 1f       	adc	r19, r21
    1222:	f9 01       	movw	r30, r18
    1224:	20 81       	ld	r18, Z
    1226:	88 5c       	subi	r24, 0xC8	; 200
    1228:	9d 4f       	sbci	r25, 0xFD	; 253
    122a:	fc 01       	movw	r30, r24
    122c:	20 83       	st	Z, r18
    122e:	89 81       	ldd	r24, Y+1	; 0x01
    1230:	8f 5f       	subi	r24, 0xFF	; 255
    1232:	89 83       	std	Y+1, r24	; 0x01
    1234:	99 81       	ldd	r25, Y+1	; 0x01
    1236:	8c 81       	ldd	r24, Y+4	; 0x04
    1238:	98 17       	cp	r25, r24
    123a:	48 f3       	brcs	.-46     	; 0x120e <TWI_Start_Transceiver_With_Data+0x46>
    123c:	10 92 3d 02 	sts	0x023D, r1
    1240:	88 ef       	ldi	r24, 0xF8	; 248
    1242:	80 93 08 02 	sts	0x0208, r24
    1246:	8c eb       	ldi	r24, 0xBC	; 188
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	25 ea       	ldi	r18, 0xA5	; 165
    124c:	fc 01       	movw	r30, r24
    124e:	20 83       	st	Z, r18
    1250:	0f 90       	pop	r0
    1252:	0f 90       	pop	r0
    1254:	0f 90       	pop	r0
    1256:	0f 90       	pop	r0
    1258:	df 91       	pop	r29
    125a:	cf 91       	pop	r28
    125c:	08 95       	ret

0000125e <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
    125e:	1f 92       	push	r1
    1260:	0f 92       	push	r0
    1262:	00 90 5f 00 	lds	r0, 0x005F
    1266:	0f 92       	push	r0
    1268:	11 24       	eor	r1, r1
    126a:	00 90 5b 00 	lds	r0, 0x005B
    126e:	0f 92       	push	r0
    1270:	2f 93       	push	r18
    1272:	3f 93       	push	r19
    1274:	4f 93       	push	r20
    1276:	5f 93       	push	r21
    1278:	8f 93       	push	r24
    127a:	9f 93       	push	r25
    127c:	af 93       	push	r26
    127e:	bf 93       	push	r27
    1280:	ef 93       	push	r30
    1282:	ff 93       	push	r31
    1284:	cf 93       	push	r28
    1286:	df 93       	push	r29
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    128c:	89 eb       	ldi	r24, 0xB9	; 185
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	fc 01       	movw	r30, r24
    1292:	80 81       	ld	r24, Z
    1294:	88 2f       	mov	r24, r24
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	aa 27       	eor	r26, r26
    129a:	97 fd       	sbrc	r25, 7
    129c:	a0 95       	com	r26
    129e:	ba 2f       	mov	r27, r26
    12a0:	48 e0       	ldi	r20, 0x08	; 8
    12a2:	50 e0       	ldi	r21, 0x00	; 0
    12a4:	20 e5       	ldi	r18, 0x50	; 80
    12a6:	30 e0       	ldi	r19, 0x00	; 0
    12a8:	84 1b       	sub	r24, r20
    12aa:	95 0b       	sbc	r25, r21
    12ac:	28 17       	cp	r18, r24
    12ae:	39 07       	cpc	r19, r25
    12b0:	08 f4       	brcc	.+2      	; 0x12b4 <__vector_39+0x56>
    12b2:	72 c0       	rjmp	.+228    	; 0x1398 <__vector_39+0x13a>
    12b4:	8e 58       	subi	r24, 0x8E	; 142
    12b6:	9f 4f       	sbci	r25, 0xFF	; 255
    12b8:	fc 01       	movw	r30, r24
    12ba:	07 c3       	rjmp	.+1550   	; 0x18ca <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    12bc:	10 92 3e 02 	sts	0x023E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    12c0:	90 91 3e 02 	lds	r25, 0x023E
    12c4:	80 91 3c 02 	lds	r24, 0x023C
    12c8:	98 17       	cp	r25, r24
    12ca:	b0 f4       	brcc	.+44     	; 0x12f8 <__vector_39+0x9a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    12cc:	8b eb       	ldi	r24, 0xBB	; 187
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	20 91 3e 02 	lds	r18, 0x023E
    12d4:	31 e0       	ldi	r19, 0x01	; 1
    12d6:	32 0f       	add	r19, r18
    12d8:	30 93 3e 02 	sts	0x023E, r19
    12dc:	22 2f       	mov	r18, r18
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	28 5c       	subi	r18, 0xC8	; 200
    12e2:	3d 4f       	sbci	r19, 0xFD	; 253
    12e4:	f9 01       	movw	r30, r18
    12e6:	20 81       	ld	r18, Z
    12e8:	fc 01       	movw	r30, r24
    12ea:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12ec:	8c eb       	ldi	r24, 0xBC	; 188
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	25 e8       	ldi	r18, 0x85	; 133
    12f2:	fc 01       	movw	r30, r24
    12f4:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    12f6:	5b c0       	rjmp	.+182    	; 0x13ae <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    12f8:	80 91 3d 02 	lds	r24, 0x023D
    12fc:	81 60       	ori	r24, 0x01	; 1
    12fe:	80 93 3d 02 	sts	0x023D, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1302:	8c eb       	ldi	r24, 0xBC	; 188
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	24 e9       	ldi	r18, 0x94	; 148
    1308:	fc 01       	movw	r30, r24
    130a:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    130c:	50 c0       	rjmp	.+160    	; 0x13ae <__vector_39+0x150>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    130e:	80 91 3e 02 	lds	r24, 0x023E
    1312:	91 e0       	ldi	r25, 0x01	; 1
    1314:	98 0f       	add	r25, r24
    1316:	90 93 3e 02 	sts	0x023E, r25
    131a:	88 2f       	mov	r24, r24
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	2b eb       	ldi	r18, 0xBB	; 187
    1320:	30 e0       	ldi	r19, 0x00	; 0
    1322:	f9 01       	movw	r30, r18
    1324:	20 81       	ld	r18, Z
    1326:	88 5c       	subi	r24, 0xC8	; 200
    1328:	9d 4f       	sbci	r25, 0xFD	; 253
    132a:	fc 01       	movw	r30, r24
    132c:	20 83       	st	Z, r18
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    132e:	80 91 3e 02 	lds	r24, 0x023E
    1332:	28 2f       	mov	r18, r24
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	80 91 3c 02 	lds	r24, 0x023C
    133a:	88 2f       	mov	r24, r24
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	01 97       	sbiw	r24, 0x01	; 1
    1340:	28 17       	cp	r18, r24
    1342:	39 07       	cpc	r19, r25
    1344:	34 f4       	brge	.+12     	; 0x1352 <__vector_39+0xf4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1346:	8c eb       	ldi	r24, 0xBC	; 188
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	25 ec       	ldi	r18, 0xC5	; 197
    134c:	fc 01       	movw	r30, r24
    134e:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    1350:	2e c0       	rjmp	.+92     	; 0x13ae <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1352:	8c eb       	ldi	r24, 0xBC	; 188
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	25 e8       	ldi	r18, 0x85	; 133
    1358:	fc 01       	movw	r30, r24
    135a:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    135c:	28 c0       	rjmp	.+80     	; 0x13ae <__vector_39+0x150>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    135e:	80 91 3e 02 	lds	r24, 0x023E
    1362:	88 2f       	mov	r24, r24
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	2b eb       	ldi	r18, 0xBB	; 187
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	f9 01       	movw	r30, r18
    136c:	20 81       	ld	r18, Z
    136e:	88 5c       	subi	r24, 0xC8	; 200
    1370:	9d 4f       	sbci	r25, 0xFD	; 253
    1372:	fc 01       	movw	r30, r24
    1374:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1376:	80 91 3d 02 	lds	r24, 0x023D
    137a:	81 60       	ori	r24, 0x01	; 1
    137c:	80 93 3d 02 	sts	0x023D, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1380:	8c eb       	ldi	r24, 0xBC	; 188
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	24 e9       	ldi	r18, 0x94	; 148
    1386:	fc 01       	movw	r30, r24
    1388:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    138a:	11 c0       	rjmp	.+34     	; 0x13ae <__vector_39+0x150>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    138c:	8c eb       	ldi	r24, 0xBC	; 188
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	25 ea       	ldi	r18, 0xA5	; 165
    1392:	fc 01       	movw	r30, r24
    1394:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    1396:	0b c0       	rjmp	.+22     	; 0x13ae <__vector_39+0x150>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1398:	89 eb       	ldi	r24, 0xB9	; 185
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	fc 01       	movw	r30, r24
    139e:	80 81       	ld	r24, Z
    13a0:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    13a4:	8c eb       	ldi	r24, 0xBC	; 188
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	24 e0       	ldi	r18, 0x04	; 4
    13aa:	fc 01       	movw	r30, r24
    13ac:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    13ae:	df 91       	pop	r29
    13b0:	cf 91       	pop	r28
    13b2:	ff 91       	pop	r31
    13b4:	ef 91       	pop	r30
    13b6:	bf 91       	pop	r27
    13b8:	af 91       	pop	r26
    13ba:	9f 91       	pop	r25
    13bc:	8f 91       	pop	r24
    13be:	5f 91       	pop	r21
    13c0:	4f 91       	pop	r20
    13c2:	3f 91       	pop	r19
    13c4:	2f 91       	pop	r18
    13c6:	0f 90       	pop	r0
    13c8:	00 92 5b 00 	sts	0x005B, r0
    13cc:	0f 90       	pop	r0
    13ce:	00 92 5f 00 	sts	0x005F, r0
    13d2:	0f 90       	pop	r0
    13d4:	1f 90       	pop	r1
    13d6:	18 95       	reti

000013d8 <UART_Init>:
#define XCK3 2
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
    13d8:	cf 93       	push	r28
    13da:	df 93       	push	r29
    13dc:	1f 92       	push	r1
    13de:	1f 92       	push	r1
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
    13e4:	9a 83       	std	Y+2, r25	; 0x02
    13e6:	89 83       	std	Y+1, r24	; 0x01
	UBRR0H = (unsigned char)(ubrr>>8);
    13e8:	85 ec       	ldi	r24, 0xC5	; 197
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	29 81       	ldd	r18, Y+1	; 0x01
    13ee:	3a 81       	ldd	r19, Y+2	; 0x02
    13f0:	23 2f       	mov	r18, r19
    13f2:	33 27       	eor	r19, r19
    13f4:	fc 01       	movw	r30, r24
    13f6:	20 83       	st	Z, r18
	UBRR0L = (unsigned char)ubrr;
    13f8:	84 ec       	ldi	r24, 0xC4	; 196
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	29 81       	ldd	r18, Y+1	; 0x01
    13fe:	fc 01       	movw	r30, r24
    1400:	20 83       	st	Z, r18
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
    1402:	81 ec       	ldi	r24, 0xC1	; 193
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	28 e1       	ldi	r18, 0x18	; 24
    1408:	fc 01       	movw	r30, r24
    140a:	20 83       	st	Z, r18
		
	fdevopen(&UART_Transmit, &UART_Receive);
    140c:	6a e2       	ldi	r22, 0x2A	; 42
    140e:	7a e0       	ldi	r23, 0x0A	; 10
    1410:	80 e1       	ldi	r24, 0x10	; 16
    1412:	9a e0       	ldi	r25, 0x0A	; 10
    1414:	7a d2       	rcall	.+1268   	; 0x190a <fdevopen>
}
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	df 91       	pop	r29
    141c:	cf 91       	pop	r28
    141e:	08 95       	ret

00001420 <UART_Transmit>:
	
void UART_Transmit( unsigned char data )
{
    1420:	cf 93       	push	r28
    1422:	df 93       	push	r29
    1424:	1f 92       	push	r1
    1426:	cd b7       	in	r28, 0x3d	; 61
    1428:	de b7       	in	r29, 0x3e	; 62
    142a:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
    142c:	00 00       	nop
    142e:	80 ec       	ldi	r24, 0xC0	; 192
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	fc 01       	movw	r30, r24
    1434:	80 81       	ld	r24, Z
    1436:	88 2f       	mov	r24, r24
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	80 72       	andi	r24, 0x20	; 32
    143c:	99 27       	eor	r25, r25
    143e:	00 97       	sbiw	r24, 0x00	; 0
    1440:	b1 f3       	breq	.-20     	; 0x142e <UART_Transmit+0xe>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
    1442:	86 ec       	ldi	r24, 0xC6	; 198
    1444:	90 e0       	ldi	r25, 0x00	; 0
    1446:	29 81       	ldd	r18, Y+1	; 0x01
    1448:	fc 01       	movw	r30, r24
    144a:	20 83       	st	Z, r18
}
    144c:	0f 90       	pop	r0
    144e:	df 91       	pop	r29
    1450:	cf 91       	pop	r28
    1452:	08 95       	ret

00001454 <UART_Receive>:

unsigned char UART_Receive(void)
	{
    1454:	cf 93       	push	r28
    1456:	df 93       	push	r29
    1458:	cd b7       	in	r28, 0x3d	; 61
    145a:	de b7       	in	r29, 0x3e	; 62
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
    145c:	00 00       	nop
    145e:	80 ec       	ldi	r24, 0xC0	; 192
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	fc 01       	movw	r30, r24
    1464:	80 81       	ld	r24, Z
    1466:	88 23       	and	r24, r24
    1468:	d4 f7       	brge	.-12     	; 0x145e <UART_Receive+0xa>
			;
		/* Get and return received data from buffer*/
		return UDR0;
    146a:	86 ec       	ldi	r24, 0xC6	; 198
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	fc 01       	movw	r30, r24
    1470:	80 81       	ld	r24, Z
    1472:	df 91       	pop	r29
    1474:	cf 91       	pop	r28
    1476:	08 95       	ret

00001478 <__subsf3>:
    1478:	50 58       	subi	r21, 0x80	; 128

0000147a <__addsf3>:
    147a:	bb 27       	eor	r27, r27
    147c:	aa 27       	eor	r26, r26
    147e:	0e d0       	rcall	.+28     	; 0x149c <__addsf3x>
    1480:	70 c1       	rjmp	.+736    	; 0x1762 <__fp_round>
    1482:	61 d1       	rcall	.+706    	; 0x1746 <__fp_pscA>
    1484:	30 f0       	brcs	.+12     	; 0x1492 <__addsf3+0x18>
    1486:	66 d1       	rcall	.+716    	; 0x1754 <__fp_pscB>
    1488:	20 f0       	brcs	.+8      	; 0x1492 <__addsf3+0x18>
    148a:	31 f4       	brne	.+12     	; 0x1498 <__addsf3+0x1e>
    148c:	9f 3f       	cpi	r25, 0xFF	; 255
    148e:	11 f4       	brne	.+4      	; 0x1494 <__addsf3+0x1a>
    1490:	1e f4       	brtc	.+6      	; 0x1498 <__addsf3+0x1e>
    1492:	56 c1       	rjmp	.+684    	; 0x1740 <__fp_nan>
    1494:	0e f4       	brtc	.+2      	; 0x1498 <__addsf3+0x1e>
    1496:	e0 95       	com	r30
    1498:	e7 fb       	bst	r30, 7
    149a:	4c c1       	rjmp	.+664    	; 0x1734 <__fp_inf>

0000149c <__addsf3x>:
    149c:	e9 2f       	mov	r30, r25
    149e:	72 d1       	rcall	.+740    	; 0x1784 <__fp_split3>
    14a0:	80 f3       	brcs	.-32     	; 0x1482 <__addsf3+0x8>
    14a2:	ba 17       	cp	r27, r26
    14a4:	62 07       	cpc	r22, r18
    14a6:	73 07       	cpc	r23, r19
    14a8:	84 07       	cpc	r24, r20
    14aa:	95 07       	cpc	r25, r21
    14ac:	18 f0       	brcs	.+6      	; 0x14b4 <__addsf3x+0x18>
    14ae:	71 f4       	brne	.+28     	; 0x14cc <__addsf3x+0x30>
    14b0:	9e f5       	brtc	.+102    	; 0x1518 <__addsf3x+0x7c>
    14b2:	8a c1       	rjmp	.+788    	; 0x17c8 <__fp_zero>
    14b4:	0e f4       	brtc	.+2      	; 0x14b8 <__addsf3x+0x1c>
    14b6:	e0 95       	com	r30
    14b8:	0b 2e       	mov	r0, r27
    14ba:	ba 2f       	mov	r27, r26
    14bc:	a0 2d       	mov	r26, r0
    14be:	0b 01       	movw	r0, r22
    14c0:	b9 01       	movw	r22, r18
    14c2:	90 01       	movw	r18, r0
    14c4:	0c 01       	movw	r0, r24
    14c6:	ca 01       	movw	r24, r20
    14c8:	a0 01       	movw	r20, r0
    14ca:	11 24       	eor	r1, r1
    14cc:	ff 27       	eor	r31, r31
    14ce:	59 1b       	sub	r21, r25
    14d0:	99 f0       	breq	.+38     	; 0x14f8 <__addsf3x+0x5c>
    14d2:	59 3f       	cpi	r21, 0xF9	; 249
    14d4:	50 f4       	brcc	.+20     	; 0x14ea <__addsf3x+0x4e>
    14d6:	50 3e       	cpi	r21, 0xE0	; 224
    14d8:	68 f1       	brcs	.+90     	; 0x1534 <__addsf3x+0x98>
    14da:	1a 16       	cp	r1, r26
    14dc:	f0 40       	sbci	r31, 0x00	; 0
    14de:	a2 2f       	mov	r26, r18
    14e0:	23 2f       	mov	r18, r19
    14e2:	34 2f       	mov	r19, r20
    14e4:	44 27       	eor	r20, r20
    14e6:	58 5f       	subi	r21, 0xF8	; 248
    14e8:	f3 cf       	rjmp	.-26     	; 0x14d0 <__addsf3x+0x34>
    14ea:	46 95       	lsr	r20
    14ec:	37 95       	ror	r19
    14ee:	27 95       	ror	r18
    14f0:	a7 95       	ror	r26
    14f2:	f0 40       	sbci	r31, 0x00	; 0
    14f4:	53 95       	inc	r21
    14f6:	c9 f7       	brne	.-14     	; 0x14ea <__addsf3x+0x4e>
    14f8:	7e f4       	brtc	.+30     	; 0x1518 <__addsf3x+0x7c>
    14fa:	1f 16       	cp	r1, r31
    14fc:	ba 0b       	sbc	r27, r26
    14fe:	62 0b       	sbc	r22, r18
    1500:	73 0b       	sbc	r23, r19
    1502:	84 0b       	sbc	r24, r20
    1504:	ba f0       	brmi	.+46     	; 0x1534 <__addsf3x+0x98>
    1506:	91 50       	subi	r25, 0x01	; 1
    1508:	a1 f0       	breq	.+40     	; 0x1532 <__addsf3x+0x96>
    150a:	ff 0f       	add	r31, r31
    150c:	bb 1f       	adc	r27, r27
    150e:	66 1f       	adc	r22, r22
    1510:	77 1f       	adc	r23, r23
    1512:	88 1f       	adc	r24, r24
    1514:	c2 f7       	brpl	.-16     	; 0x1506 <__addsf3x+0x6a>
    1516:	0e c0       	rjmp	.+28     	; 0x1534 <__addsf3x+0x98>
    1518:	ba 0f       	add	r27, r26
    151a:	62 1f       	adc	r22, r18
    151c:	73 1f       	adc	r23, r19
    151e:	84 1f       	adc	r24, r20
    1520:	48 f4       	brcc	.+18     	; 0x1534 <__addsf3x+0x98>
    1522:	87 95       	ror	r24
    1524:	77 95       	ror	r23
    1526:	67 95       	ror	r22
    1528:	b7 95       	ror	r27
    152a:	f7 95       	ror	r31
    152c:	9e 3f       	cpi	r25, 0xFE	; 254
    152e:	08 f0       	brcs	.+2      	; 0x1532 <__addsf3x+0x96>
    1530:	b3 cf       	rjmp	.-154    	; 0x1498 <__addsf3+0x1e>
    1532:	93 95       	inc	r25
    1534:	88 0f       	add	r24, r24
    1536:	08 f0       	brcs	.+2      	; 0x153a <__addsf3x+0x9e>
    1538:	99 27       	eor	r25, r25
    153a:	ee 0f       	add	r30, r30
    153c:	97 95       	ror	r25
    153e:	87 95       	ror	r24
    1540:	08 95       	ret

00001542 <__cmpsf2>:
    1542:	d4 d0       	rcall	.+424    	; 0x16ec <__fp_cmp>
    1544:	08 f4       	brcc	.+2      	; 0x1548 <__cmpsf2+0x6>
    1546:	81 e0       	ldi	r24, 0x01	; 1
    1548:	08 95       	ret

0000154a <__divsf3>:
    154a:	0c d0       	rcall	.+24     	; 0x1564 <__divsf3x>
    154c:	0a c1       	rjmp	.+532    	; 0x1762 <__fp_round>
    154e:	02 d1       	rcall	.+516    	; 0x1754 <__fp_pscB>
    1550:	40 f0       	brcs	.+16     	; 0x1562 <__divsf3+0x18>
    1552:	f9 d0       	rcall	.+498    	; 0x1746 <__fp_pscA>
    1554:	30 f0       	brcs	.+12     	; 0x1562 <__divsf3+0x18>
    1556:	21 f4       	brne	.+8      	; 0x1560 <__divsf3+0x16>
    1558:	5f 3f       	cpi	r21, 0xFF	; 255
    155a:	19 f0       	breq	.+6      	; 0x1562 <__divsf3+0x18>
    155c:	eb c0       	rjmp	.+470    	; 0x1734 <__fp_inf>
    155e:	51 11       	cpse	r21, r1
    1560:	34 c1       	rjmp	.+616    	; 0x17ca <__fp_szero>
    1562:	ee c0       	rjmp	.+476    	; 0x1740 <__fp_nan>

00001564 <__divsf3x>:
    1564:	0f d1       	rcall	.+542    	; 0x1784 <__fp_split3>
    1566:	98 f3       	brcs	.-26     	; 0x154e <__divsf3+0x4>

00001568 <__divsf3_pse>:
    1568:	99 23       	and	r25, r25
    156a:	c9 f3       	breq	.-14     	; 0x155e <__divsf3+0x14>
    156c:	55 23       	and	r21, r21
    156e:	b1 f3       	breq	.-20     	; 0x155c <__divsf3+0x12>
    1570:	95 1b       	sub	r25, r21
    1572:	55 0b       	sbc	r21, r21
    1574:	bb 27       	eor	r27, r27
    1576:	aa 27       	eor	r26, r26
    1578:	62 17       	cp	r22, r18
    157a:	73 07       	cpc	r23, r19
    157c:	84 07       	cpc	r24, r20
    157e:	38 f0       	brcs	.+14     	; 0x158e <__divsf3_pse+0x26>
    1580:	9f 5f       	subi	r25, 0xFF	; 255
    1582:	5f 4f       	sbci	r21, 0xFF	; 255
    1584:	22 0f       	add	r18, r18
    1586:	33 1f       	adc	r19, r19
    1588:	44 1f       	adc	r20, r20
    158a:	aa 1f       	adc	r26, r26
    158c:	a9 f3       	breq	.-22     	; 0x1578 <__divsf3_pse+0x10>
    158e:	33 d0       	rcall	.+102    	; 0x15f6 <__divsf3_pse+0x8e>
    1590:	0e 2e       	mov	r0, r30
    1592:	3a f0       	brmi	.+14     	; 0x15a2 <__divsf3_pse+0x3a>
    1594:	e0 e8       	ldi	r30, 0x80	; 128
    1596:	30 d0       	rcall	.+96     	; 0x15f8 <__divsf3_pse+0x90>
    1598:	91 50       	subi	r25, 0x01	; 1
    159a:	50 40       	sbci	r21, 0x00	; 0
    159c:	e6 95       	lsr	r30
    159e:	00 1c       	adc	r0, r0
    15a0:	ca f7       	brpl	.-14     	; 0x1594 <__divsf3_pse+0x2c>
    15a2:	29 d0       	rcall	.+82     	; 0x15f6 <__divsf3_pse+0x8e>
    15a4:	fe 2f       	mov	r31, r30
    15a6:	27 d0       	rcall	.+78     	; 0x15f6 <__divsf3_pse+0x8e>
    15a8:	66 0f       	add	r22, r22
    15aa:	77 1f       	adc	r23, r23
    15ac:	88 1f       	adc	r24, r24
    15ae:	bb 1f       	adc	r27, r27
    15b0:	26 17       	cp	r18, r22
    15b2:	37 07       	cpc	r19, r23
    15b4:	48 07       	cpc	r20, r24
    15b6:	ab 07       	cpc	r26, r27
    15b8:	b0 e8       	ldi	r27, 0x80	; 128
    15ba:	09 f0       	breq	.+2      	; 0x15be <__divsf3_pse+0x56>
    15bc:	bb 0b       	sbc	r27, r27
    15be:	80 2d       	mov	r24, r0
    15c0:	bf 01       	movw	r22, r30
    15c2:	ff 27       	eor	r31, r31
    15c4:	93 58       	subi	r25, 0x83	; 131
    15c6:	5f 4f       	sbci	r21, 0xFF	; 255
    15c8:	2a f0       	brmi	.+10     	; 0x15d4 <__divsf3_pse+0x6c>
    15ca:	9e 3f       	cpi	r25, 0xFE	; 254
    15cc:	51 05       	cpc	r21, r1
    15ce:	68 f0       	brcs	.+26     	; 0x15ea <__divsf3_pse+0x82>
    15d0:	b1 c0       	rjmp	.+354    	; 0x1734 <__fp_inf>
    15d2:	fb c0       	rjmp	.+502    	; 0x17ca <__fp_szero>
    15d4:	5f 3f       	cpi	r21, 0xFF	; 255
    15d6:	ec f3       	brlt	.-6      	; 0x15d2 <__divsf3_pse+0x6a>
    15d8:	98 3e       	cpi	r25, 0xE8	; 232
    15da:	dc f3       	brlt	.-10     	; 0x15d2 <__divsf3_pse+0x6a>
    15dc:	86 95       	lsr	r24
    15de:	77 95       	ror	r23
    15e0:	67 95       	ror	r22
    15e2:	b7 95       	ror	r27
    15e4:	f7 95       	ror	r31
    15e6:	9f 5f       	subi	r25, 0xFF	; 255
    15e8:	c9 f7       	brne	.-14     	; 0x15dc <__divsf3_pse+0x74>
    15ea:	88 0f       	add	r24, r24
    15ec:	91 1d       	adc	r25, r1
    15ee:	96 95       	lsr	r25
    15f0:	87 95       	ror	r24
    15f2:	97 f9       	bld	r25, 7
    15f4:	08 95       	ret
    15f6:	e1 e0       	ldi	r30, 0x01	; 1
    15f8:	66 0f       	add	r22, r22
    15fa:	77 1f       	adc	r23, r23
    15fc:	88 1f       	adc	r24, r24
    15fe:	bb 1f       	adc	r27, r27
    1600:	62 17       	cp	r22, r18
    1602:	73 07       	cpc	r23, r19
    1604:	84 07       	cpc	r24, r20
    1606:	ba 07       	cpc	r27, r26
    1608:	20 f0       	brcs	.+8      	; 0x1612 <__divsf3_pse+0xaa>
    160a:	62 1b       	sub	r22, r18
    160c:	73 0b       	sbc	r23, r19
    160e:	84 0b       	sbc	r24, r20
    1610:	ba 0b       	sbc	r27, r26
    1612:	ee 1f       	adc	r30, r30
    1614:	88 f7       	brcc	.-30     	; 0x15f8 <__divsf3_pse+0x90>
    1616:	e0 95       	com	r30
    1618:	08 95       	ret

0000161a <__fixunssfsi>:
    161a:	bc d0       	rcall	.+376    	; 0x1794 <__fp_splitA>
    161c:	88 f0       	brcs	.+34     	; 0x1640 <__fixunssfsi+0x26>
    161e:	9f 57       	subi	r25, 0x7F	; 127
    1620:	90 f0       	brcs	.+36     	; 0x1646 <__fixunssfsi+0x2c>
    1622:	b9 2f       	mov	r27, r25
    1624:	99 27       	eor	r25, r25
    1626:	b7 51       	subi	r27, 0x17	; 23
    1628:	a0 f0       	brcs	.+40     	; 0x1652 <__fixunssfsi+0x38>
    162a:	d1 f0       	breq	.+52     	; 0x1660 <__fixunssfsi+0x46>
    162c:	66 0f       	add	r22, r22
    162e:	77 1f       	adc	r23, r23
    1630:	88 1f       	adc	r24, r24
    1632:	99 1f       	adc	r25, r25
    1634:	1a f0       	brmi	.+6      	; 0x163c <__fixunssfsi+0x22>
    1636:	ba 95       	dec	r27
    1638:	c9 f7       	brne	.-14     	; 0x162c <__fixunssfsi+0x12>
    163a:	12 c0       	rjmp	.+36     	; 0x1660 <__fixunssfsi+0x46>
    163c:	b1 30       	cpi	r27, 0x01	; 1
    163e:	81 f0       	breq	.+32     	; 0x1660 <__fixunssfsi+0x46>
    1640:	c3 d0       	rcall	.+390    	; 0x17c8 <__fp_zero>
    1642:	b1 e0       	ldi	r27, 0x01	; 1
    1644:	08 95       	ret
    1646:	c0 c0       	rjmp	.+384    	; 0x17c8 <__fp_zero>
    1648:	67 2f       	mov	r22, r23
    164a:	78 2f       	mov	r23, r24
    164c:	88 27       	eor	r24, r24
    164e:	b8 5f       	subi	r27, 0xF8	; 248
    1650:	39 f0       	breq	.+14     	; 0x1660 <__fixunssfsi+0x46>
    1652:	b9 3f       	cpi	r27, 0xF9	; 249
    1654:	cc f3       	brlt	.-14     	; 0x1648 <__fixunssfsi+0x2e>
    1656:	86 95       	lsr	r24
    1658:	77 95       	ror	r23
    165a:	67 95       	ror	r22
    165c:	b3 95       	inc	r27
    165e:	d9 f7       	brne	.-10     	; 0x1656 <__fixunssfsi+0x3c>
    1660:	3e f4       	brtc	.+14     	; 0x1670 <__fixunssfsi+0x56>
    1662:	90 95       	com	r25
    1664:	80 95       	com	r24
    1666:	70 95       	com	r23
    1668:	61 95       	neg	r22
    166a:	7f 4f       	sbci	r23, 0xFF	; 255
    166c:	8f 4f       	sbci	r24, 0xFF	; 255
    166e:	9f 4f       	sbci	r25, 0xFF	; 255
    1670:	08 95       	ret

00001672 <__floatunsisf>:
    1672:	e8 94       	clt
    1674:	09 c0       	rjmp	.+18     	; 0x1688 <__floatsisf+0x12>

00001676 <__floatsisf>:
    1676:	97 fb       	bst	r25, 7
    1678:	3e f4       	brtc	.+14     	; 0x1688 <__floatsisf+0x12>
    167a:	90 95       	com	r25
    167c:	80 95       	com	r24
    167e:	70 95       	com	r23
    1680:	61 95       	neg	r22
    1682:	7f 4f       	sbci	r23, 0xFF	; 255
    1684:	8f 4f       	sbci	r24, 0xFF	; 255
    1686:	9f 4f       	sbci	r25, 0xFF	; 255
    1688:	99 23       	and	r25, r25
    168a:	a9 f0       	breq	.+42     	; 0x16b6 <__floatsisf+0x40>
    168c:	f9 2f       	mov	r31, r25
    168e:	96 e9       	ldi	r25, 0x96	; 150
    1690:	bb 27       	eor	r27, r27
    1692:	93 95       	inc	r25
    1694:	f6 95       	lsr	r31
    1696:	87 95       	ror	r24
    1698:	77 95       	ror	r23
    169a:	67 95       	ror	r22
    169c:	b7 95       	ror	r27
    169e:	f1 11       	cpse	r31, r1
    16a0:	f8 cf       	rjmp	.-16     	; 0x1692 <__floatsisf+0x1c>
    16a2:	fa f4       	brpl	.+62     	; 0x16e2 <__floatsisf+0x6c>
    16a4:	bb 0f       	add	r27, r27
    16a6:	11 f4       	brne	.+4      	; 0x16ac <__floatsisf+0x36>
    16a8:	60 ff       	sbrs	r22, 0
    16aa:	1b c0       	rjmp	.+54     	; 0x16e2 <__floatsisf+0x6c>
    16ac:	6f 5f       	subi	r22, 0xFF	; 255
    16ae:	7f 4f       	sbci	r23, 0xFF	; 255
    16b0:	8f 4f       	sbci	r24, 0xFF	; 255
    16b2:	9f 4f       	sbci	r25, 0xFF	; 255
    16b4:	16 c0       	rjmp	.+44     	; 0x16e2 <__floatsisf+0x6c>
    16b6:	88 23       	and	r24, r24
    16b8:	11 f0       	breq	.+4      	; 0x16be <__floatsisf+0x48>
    16ba:	96 e9       	ldi	r25, 0x96	; 150
    16bc:	11 c0       	rjmp	.+34     	; 0x16e0 <__floatsisf+0x6a>
    16be:	77 23       	and	r23, r23
    16c0:	21 f0       	breq	.+8      	; 0x16ca <__floatsisf+0x54>
    16c2:	9e e8       	ldi	r25, 0x8E	; 142
    16c4:	87 2f       	mov	r24, r23
    16c6:	76 2f       	mov	r23, r22
    16c8:	05 c0       	rjmp	.+10     	; 0x16d4 <__floatsisf+0x5e>
    16ca:	66 23       	and	r22, r22
    16cc:	71 f0       	breq	.+28     	; 0x16ea <__floatsisf+0x74>
    16ce:	96 e8       	ldi	r25, 0x86	; 134
    16d0:	86 2f       	mov	r24, r22
    16d2:	70 e0       	ldi	r23, 0x00	; 0
    16d4:	60 e0       	ldi	r22, 0x00	; 0
    16d6:	2a f0       	brmi	.+10     	; 0x16e2 <__floatsisf+0x6c>
    16d8:	9a 95       	dec	r25
    16da:	66 0f       	add	r22, r22
    16dc:	77 1f       	adc	r23, r23
    16de:	88 1f       	adc	r24, r24
    16e0:	da f7       	brpl	.-10     	; 0x16d8 <__floatsisf+0x62>
    16e2:	88 0f       	add	r24, r24
    16e4:	96 95       	lsr	r25
    16e6:	87 95       	ror	r24
    16e8:	97 f9       	bld	r25, 7
    16ea:	08 95       	ret

000016ec <__fp_cmp>:
    16ec:	99 0f       	add	r25, r25
    16ee:	00 08       	sbc	r0, r0
    16f0:	55 0f       	add	r21, r21
    16f2:	aa 0b       	sbc	r26, r26
    16f4:	e0 e8       	ldi	r30, 0x80	; 128
    16f6:	fe ef       	ldi	r31, 0xFE	; 254
    16f8:	16 16       	cp	r1, r22
    16fa:	17 06       	cpc	r1, r23
    16fc:	e8 07       	cpc	r30, r24
    16fe:	f9 07       	cpc	r31, r25
    1700:	c0 f0       	brcs	.+48     	; 0x1732 <__fp_cmp+0x46>
    1702:	12 16       	cp	r1, r18
    1704:	13 06       	cpc	r1, r19
    1706:	e4 07       	cpc	r30, r20
    1708:	f5 07       	cpc	r31, r21
    170a:	98 f0       	brcs	.+38     	; 0x1732 <__fp_cmp+0x46>
    170c:	62 1b       	sub	r22, r18
    170e:	73 0b       	sbc	r23, r19
    1710:	84 0b       	sbc	r24, r20
    1712:	95 0b       	sbc	r25, r21
    1714:	39 f4       	brne	.+14     	; 0x1724 <__fp_cmp+0x38>
    1716:	0a 26       	eor	r0, r26
    1718:	61 f0       	breq	.+24     	; 0x1732 <__fp_cmp+0x46>
    171a:	23 2b       	or	r18, r19
    171c:	24 2b       	or	r18, r20
    171e:	25 2b       	or	r18, r21
    1720:	21 f4       	brne	.+8      	; 0x172a <__fp_cmp+0x3e>
    1722:	08 95       	ret
    1724:	0a 26       	eor	r0, r26
    1726:	09 f4       	brne	.+2      	; 0x172a <__fp_cmp+0x3e>
    1728:	a1 40       	sbci	r26, 0x01	; 1
    172a:	a6 95       	lsr	r26
    172c:	8f ef       	ldi	r24, 0xFF	; 255
    172e:	81 1d       	adc	r24, r1
    1730:	81 1d       	adc	r24, r1
    1732:	08 95       	ret

00001734 <__fp_inf>:
    1734:	97 f9       	bld	r25, 7
    1736:	9f 67       	ori	r25, 0x7F	; 127
    1738:	80 e8       	ldi	r24, 0x80	; 128
    173a:	70 e0       	ldi	r23, 0x00	; 0
    173c:	60 e0       	ldi	r22, 0x00	; 0
    173e:	08 95       	ret

00001740 <__fp_nan>:
    1740:	9f ef       	ldi	r25, 0xFF	; 255
    1742:	80 ec       	ldi	r24, 0xC0	; 192
    1744:	08 95       	ret

00001746 <__fp_pscA>:
    1746:	00 24       	eor	r0, r0
    1748:	0a 94       	dec	r0
    174a:	16 16       	cp	r1, r22
    174c:	17 06       	cpc	r1, r23
    174e:	18 06       	cpc	r1, r24
    1750:	09 06       	cpc	r0, r25
    1752:	08 95       	ret

00001754 <__fp_pscB>:
    1754:	00 24       	eor	r0, r0
    1756:	0a 94       	dec	r0
    1758:	12 16       	cp	r1, r18
    175a:	13 06       	cpc	r1, r19
    175c:	14 06       	cpc	r1, r20
    175e:	05 06       	cpc	r0, r21
    1760:	08 95       	ret

00001762 <__fp_round>:
    1762:	09 2e       	mov	r0, r25
    1764:	03 94       	inc	r0
    1766:	00 0c       	add	r0, r0
    1768:	11 f4       	brne	.+4      	; 0x176e <__fp_round+0xc>
    176a:	88 23       	and	r24, r24
    176c:	52 f0       	brmi	.+20     	; 0x1782 <__fp_round+0x20>
    176e:	bb 0f       	add	r27, r27
    1770:	40 f4       	brcc	.+16     	; 0x1782 <__fp_round+0x20>
    1772:	bf 2b       	or	r27, r31
    1774:	11 f4       	brne	.+4      	; 0x177a <__fp_round+0x18>
    1776:	60 ff       	sbrs	r22, 0
    1778:	04 c0       	rjmp	.+8      	; 0x1782 <__fp_round+0x20>
    177a:	6f 5f       	subi	r22, 0xFF	; 255
    177c:	7f 4f       	sbci	r23, 0xFF	; 255
    177e:	8f 4f       	sbci	r24, 0xFF	; 255
    1780:	9f 4f       	sbci	r25, 0xFF	; 255
    1782:	08 95       	ret

00001784 <__fp_split3>:
    1784:	57 fd       	sbrc	r21, 7
    1786:	90 58       	subi	r25, 0x80	; 128
    1788:	44 0f       	add	r20, r20
    178a:	55 1f       	adc	r21, r21
    178c:	59 f0       	breq	.+22     	; 0x17a4 <__fp_splitA+0x10>
    178e:	5f 3f       	cpi	r21, 0xFF	; 255
    1790:	71 f0       	breq	.+28     	; 0x17ae <__fp_splitA+0x1a>
    1792:	47 95       	ror	r20

00001794 <__fp_splitA>:
    1794:	88 0f       	add	r24, r24
    1796:	97 fb       	bst	r25, 7
    1798:	99 1f       	adc	r25, r25
    179a:	61 f0       	breq	.+24     	; 0x17b4 <__fp_splitA+0x20>
    179c:	9f 3f       	cpi	r25, 0xFF	; 255
    179e:	79 f0       	breq	.+30     	; 0x17be <__fp_splitA+0x2a>
    17a0:	87 95       	ror	r24
    17a2:	08 95       	ret
    17a4:	12 16       	cp	r1, r18
    17a6:	13 06       	cpc	r1, r19
    17a8:	14 06       	cpc	r1, r20
    17aa:	55 1f       	adc	r21, r21
    17ac:	f2 cf       	rjmp	.-28     	; 0x1792 <__fp_split3+0xe>
    17ae:	46 95       	lsr	r20
    17b0:	f1 df       	rcall	.-30     	; 0x1794 <__fp_splitA>
    17b2:	08 c0       	rjmp	.+16     	; 0x17c4 <__fp_splitA+0x30>
    17b4:	16 16       	cp	r1, r22
    17b6:	17 06       	cpc	r1, r23
    17b8:	18 06       	cpc	r1, r24
    17ba:	99 1f       	adc	r25, r25
    17bc:	f1 cf       	rjmp	.-30     	; 0x17a0 <__fp_splitA+0xc>
    17be:	86 95       	lsr	r24
    17c0:	71 05       	cpc	r23, r1
    17c2:	61 05       	cpc	r22, r1
    17c4:	08 94       	sec
    17c6:	08 95       	ret

000017c8 <__fp_zero>:
    17c8:	e8 94       	clt

000017ca <__fp_szero>:
    17ca:	bb 27       	eor	r27, r27
    17cc:	66 27       	eor	r22, r22
    17ce:	77 27       	eor	r23, r23
    17d0:	cb 01       	movw	r24, r22
    17d2:	97 f9       	bld	r25, 7
    17d4:	08 95       	ret

000017d6 <__gesf2>:
    17d6:	8a df       	rcall	.-236    	; 0x16ec <__fp_cmp>
    17d8:	08 f4       	brcc	.+2      	; 0x17dc <__gesf2+0x6>
    17da:	8f ef       	ldi	r24, 0xFF	; 255
    17dc:	08 95       	ret

000017de <__mulsf3>:
    17de:	0b d0       	rcall	.+22     	; 0x17f6 <__mulsf3x>
    17e0:	c0 cf       	rjmp	.-128    	; 0x1762 <__fp_round>
    17e2:	b1 df       	rcall	.-158    	; 0x1746 <__fp_pscA>
    17e4:	28 f0       	brcs	.+10     	; 0x17f0 <__mulsf3+0x12>
    17e6:	b6 df       	rcall	.-148    	; 0x1754 <__fp_pscB>
    17e8:	18 f0       	brcs	.+6      	; 0x17f0 <__mulsf3+0x12>
    17ea:	95 23       	and	r25, r21
    17ec:	09 f0       	breq	.+2      	; 0x17f0 <__mulsf3+0x12>
    17ee:	a2 cf       	rjmp	.-188    	; 0x1734 <__fp_inf>
    17f0:	a7 cf       	rjmp	.-178    	; 0x1740 <__fp_nan>
    17f2:	11 24       	eor	r1, r1
    17f4:	ea cf       	rjmp	.-44     	; 0x17ca <__fp_szero>

000017f6 <__mulsf3x>:
    17f6:	c6 df       	rcall	.-116    	; 0x1784 <__fp_split3>
    17f8:	a0 f3       	brcs	.-24     	; 0x17e2 <__mulsf3+0x4>

000017fa <__mulsf3_pse>:
    17fa:	95 9f       	mul	r25, r21
    17fc:	d1 f3       	breq	.-12     	; 0x17f2 <__mulsf3+0x14>
    17fe:	95 0f       	add	r25, r21
    1800:	50 e0       	ldi	r21, 0x00	; 0
    1802:	55 1f       	adc	r21, r21
    1804:	62 9f       	mul	r22, r18
    1806:	f0 01       	movw	r30, r0
    1808:	72 9f       	mul	r23, r18
    180a:	bb 27       	eor	r27, r27
    180c:	f0 0d       	add	r31, r0
    180e:	b1 1d       	adc	r27, r1
    1810:	63 9f       	mul	r22, r19
    1812:	aa 27       	eor	r26, r26
    1814:	f0 0d       	add	r31, r0
    1816:	b1 1d       	adc	r27, r1
    1818:	aa 1f       	adc	r26, r26
    181a:	64 9f       	mul	r22, r20
    181c:	66 27       	eor	r22, r22
    181e:	b0 0d       	add	r27, r0
    1820:	a1 1d       	adc	r26, r1
    1822:	66 1f       	adc	r22, r22
    1824:	82 9f       	mul	r24, r18
    1826:	22 27       	eor	r18, r18
    1828:	b0 0d       	add	r27, r0
    182a:	a1 1d       	adc	r26, r1
    182c:	62 1f       	adc	r22, r18
    182e:	73 9f       	mul	r23, r19
    1830:	b0 0d       	add	r27, r0
    1832:	a1 1d       	adc	r26, r1
    1834:	62 1f       	adc	r22, r18
    1836:	83 9f       	mul	r24, r19
    1838:	a0 0d       	add	r26, r0
    183a:	61 1d       	adc	r22, r1
    183c:	22 1f       	adc	r18, r18
    183e:	74 9f       	mul	r23, r20
    1840:	33 27       	eor	r19, r19
    1842:	a0 0d       	add	r26, r0
    1844:	61 1d       	adc	r22, r1
    1846:	23 1f       	adc	r18, r19
    1848:	84 9f       	mul	r24, r20
    184a:	60 0d       	add	r22, r0
    184c:	21 1d       	adc	r18, r1
    184e:	82 2f       	mov	r24, r18
    1850:	76 2f       	mov	r23, r22
    1852:	6a 2f       	mov	r22, r26
    1854:	11 24       	eor	r1, r1
    1856:	9f 57       	subi	r25, 0x7F	; 127
    1858:	50 40       	sbci	r21, 0x00	; 0
    185a:	8a f0       	brmi	.+34     	; 0x187e <__mulsf3_pse+0x84>
    185c:	e1 f0       	breq	.+56     	; 0x1896 <__mulsf3_pse+0x9c>
    185e:	88 23       	and	r24, r24
    1860:	4a f0       	brmi	.+18     	; 0x1874 <__mulsf3_pse+0x7a>
    1862:	ee 0f       	add	r30, r30
    1864:	ff 1f       	adc	r31, r31
    1866:	bb 1f       	adc	r27, r27
    1868:	66 1f       	adc	r22, r22
    186a:	77 1f       	adc	r23, r23
    186c:	88 1f       	adc	r24, r24
    186e:	91 50       	subi	r25, 0x01	; 1
    1870:	50 40       	sbci	r21, 0x00	; 0
    1872:	a9 f7       	brne	.-22     	; 0x185e <__mulsf3_pse+0x64>
    1874:	9e 3f       	cpi	r25, 0xFE	; 254
    1876:	51 05       	cpc	r21, r1
    1878:	70 f0       	brcs	.+28     	; 0x1896 <__mulsf3_pse+0x9c>
    187a:	5c cf       	rjmp	.-328    	; 0x1734 <__fp_inf>
    187c:	a6 cf       	rjmp	.-180    	; 0x17ca <__fp_szero>
    187e:	5f 3f       	cpi	r21, 0xFF	; 255
    1880:	ec f3       	brlt	.-6      	; 0x187c <__mulsf3_pse+0x82>
    1882:	98 3e       	cpi	r25, 0xE8	; 232
    1884:	dc f3       	brlt	.-10     	; 0x187c <__mulsf3_pse+0x82>
    1886:	86 95       	lsr	r24
    1888:	77 95       	ror	r23
    188a:	67 95       	ror	r22
    188c:	b7 95       	ror	r27
    188e:	f7 95       	ror	r31
    1890:	e7 95       	ror	r30
    1892:	9f 5f       	subi	r25, 0xFF	; 255
    1894:	c1 f7       	brne	.-16     	; 0x1886 <__mulsf3_pse+0x8c>
    1896:	fe 2b       	or	r31, r30
    1898:	88 0f       	add	r24, r24
    189a:	91 1d       	adc	r25, r1
    189c:	96 95       	lsr	r25
    189e:	87 95       	ror	r24
    18a0:	97 f9       	bld	r25, 7
    18a2:	08 95       	ret

000018a4 <__divmodhi4>:
    18a4:	97 fb       	bst	r25, 7
    18a6:	07 2e       	mov	r0, r23
    18a8:	16 f4       	brtc	.+4      	; 0x18ae <__divmodhi4+0xa>
    18aa:	00 94       	com	r0
    18ac:	06 d0       	rcall	.+12     	; 0x18ba <__divmodhi4_neg1>
    18ae:	77 fd       	sbrc	r23, 7
    18b0:	08 d0       	rcall	.+16     	; 0x18c2 <__divmodhi4_neg2>
    18b2:	11 d0       	rcall	.+34     	; 0x18d6 <__udivmodhi4>
    18b4:	07 fc       	sbrc	r0, 7
    18b6:	05 d0       	rcall	.+10     	; 0x18c2 <__divmodhi4_neg2>
    18b8:	3e f4       	brtc	.+14     	; 0x18c8 <__divmodhi4_exit>

000018ba <__divmodhi4_neg1>:
    18ba:	90 95       	com	r25
    18bc:	81 95       	neg	r24
    18be:	9f 4f       	sbci	r25, 0xFF	; 255
    18c0:	08 95       	ret

000018c2 <__divmodhi4_neg2>:
    18c2:	70 95       	com	r23
    18c4:	61 95       	neg	r22
    18c6:	7f 4f       	sbci	r23, 0xFF	; 255

000018c8 <__divmodhi4_exit>:
    18c8:	08 95       	ret

000018ca <__tablejump2__>:
    18ca:	ee 0f       	add	r30, r30
    18cc:	ff 1f       	adc	r31, r31

000018ce <__tablejump__>:
    18ce:	05 90       	lpm	r0, Z+
    18d0:	f4 91       	lpm	r31, Z
    18d2:	e0 2d       	mov	r30, r0
    18d4:	19 94       	eijmp

000018d6 <__udivmodhi4>:
    18d6:	aa 1b       	sub	r26, r26
    18d8:	bb 1b       	sub	r27, r27
    18da:	51 e1       	ldi	r21, 0x11	; 17
    18dc:	07 c0       	rjmp	.+14     	; 0x18ec <__udivmodhi4_ep>

000018de <__udivmodhi4_loop>:
    18de:	aa 1f       	adc	r26, r26
    18e0:	bb 1f       	adc	r27, r27
    18e2:	a6 17       	cp	r26, r22
    18e4:	b7 07       	cpc	r27, r23
    18e6:	10 f0       	brcs	.+4      	; 0x18ec <__udivmodhi4_ep>
    18e8:	a6 1b       	sub	r26, r22
    18ea:	b7 0b       	sbc	r27, r23

000018ec <__udivmodhi4_ep>:
    18ec:	88 1f       	adc	r24, r24
    18ee:	99 1f       	adc	r25, r25
    18f0:	5a 95       	dec	r21
    18f2:	a9 f7       	brne	.-22     	; 0x18de <__udivmodhi4_loop>
    18f4:	80 95       	com	r24
    18f6:	90 95       	com	r25
    18f8:	bc 01       	movw	r22, r24
    18fa:	cd 01       	movw	r24, r26
    18fc:	08 95       	ret

000018fe <abs>:
    18fe:	97 ff       	sbrs	r25, 7
    1900:	03 c0       	rjmp	.+6      	; 0x1908 <abs+0xa>
    1902:	91 95       	neg	r25
    1904:	81 95       	neg	r24
    1906:	91 09       	sbc	r25, r1
    1908:	08 95       	ret

0000190a <fdevopen>:
    190a:	0f 93       	push	r16
    190c:	1f 93       	push	r17
    190e:	cf 93       	push	r28
    1910:	df 93       	push	r29
    1912:	ec 01       	movw	r28, r24
    1914:	8b 01       	movw	r16, r22
    1916:	00 97       	sbiw	r24, 0x00	; 0
    1918:	31 f4       	brne	.+12     	; 0x1926 <fdevopen+0x1c>
    191a:	61 15       	cp	r22, r1
    191c:	71 05       	cpc	r23, r1
    191e:	19 f4       	brne	.+6      	; 0x1926 <fdevopen+0x1c>
    1920:	80 e0       	ldi	r24, 0x00	; 0
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	37 c0       	rjmp	.+110    	; 0x1994 <fdevopen+0x8a>
    1926:	6e e0       	ldi	r22, 0x0E	; 14
    1928:	70 e0       	ldi	r23, 0x00	; 0
    192a:	81 e0       	ldi	r24, 0x01	; 1
    192c:	90 e0       	ldi	r25, 0x00	; 0
    192e:	64 d0       	rcall	.+200    	; 0x19f8 <calloc>
    1930:	fc 01       	movw	r30, r24
    1932:	00 97       	sbiw	r24, 0x00	; 0
    1934:	a9 f3       	breq	.-22     	; 0x1920 <fdevopen+0x16>
    1936:	80 e8       	ldi	r24, 0x80	; 128
    1938:	83 83       	std	Z+3, r24	; 0x03
    193a:	01 15       	cp	r16, r1
    193c:	11 05       	cpc	r17, r1
    193e:	71 f0       	breq	.+28     	; 0x195c <fdevopen+0x52>
    1940:	13 87       	std	Z+11, r17	; 0x0b
    1942:	02 87       	std	Z+10, r16	; 0x0a
    1944:	81 e8       	ldi	r24, 0x81	; 129
    1946:	83 83       	std	Z+3, r24	; 0x03
    1948:	80 91 3f 02 	lds	r24, 0x023F
    194c:	90 91 40 02 	lds	r25, 0x0240
    1950:	89 2b       	or	r24, r25
    1952:	21 f4       	brne	.+8      	; 0x195c <fdevopen+0x52>
    1954:	f0 93 40 02 	sts	0x0240, r31
    1958:	e0 93 3f 02 	sts	0x023F, r30
    195c:	20 97       	sbiw	r28, 0x00	; 0
    195e:	c9 f0       	breq	.+50     	; 0x1992 <fdevopen+0x88>
    1960:	d1 87       	std	Z+9, r29	; 0x09
    1962:	c0 87       	std	Z+8, r28	; 0x08
    1964:	83 81       	ldd	r24, Z+3	; 0x03
    1966:	82 60       	ori	r24, 0x02	; 2
    1968:	83 83       	std	Z+3, r24	; 0x03
    196a:	80 91 41 02 	lds	r24, 0x0241
    196e:	90 91 42 02 	lds	r25, 0x0242
    1972:	89 2b       	or	r24, r25
    1974:	71 f4       	brne	.+28     	; 0x1992 <fdevopen+0x88>
    1976:	f0 93 42 02 	sts	0x0242, r31
    197a:	e0 93 41 02 	sts	0x0241, r30
    197e:	80 91 43 02 	lds	r24, 0x0243
    1982:	90 91 44 02 	lds	r25, 0x0244
    1986:	89 2b       	or	r24, r25
    1988:	21 f4       	brne	.+8      	; 0x1992 <fdevopen+0x88>
    198a:	f0 93 44 02 	sts	0x0244, r31
    198e:	e0 93 43 02 	sts	0x0243, r30
    1992:	cf 01       	movw	r24, r30
    1994:	df 91       	pop	r29
    1996:	cf 91       	pop	r28
    1998:	1f 91       	pop	r17
    199a:	0f 91       	pop	r16
    199c:	08 95       	ret

0000199e <puts>:
    199e:	0f 93       	push	r16
    19a0:	1f 93       	push	r17
    19a2:	cf 93       	push	r28
    19a4:	df 93       	push	r29
    19a6:	e0 91 41 02 	lds	r30, 0x0241
    19aa:	f0 91 42 02 	lds	r31, 0x0242
    19ae:	23 81       	ldd	r18, Z+3	; 0x03
    19b0:	21 ff       	sbrs	r18, 1
    19b2:	1b c0       	rjmp	.+54     	; 0x19ea <puts+0x4c>
    19b4:	ec 01       	movw	r28, r24
    19b6:	00 e0       	ldi	r16, 0x00	; 0
    19b8:	10 e0       	ldi	r17, 0x00	; 0
    19ba:	89 91       	ld	r24, Y+
    19bc:	60 91 41 02 	lds	r22, 0x0241
    19c0:	70 91 42 02 	lds	r23, 0x0242
    19c4:	db 01       	movw	r26, r22
    19c6:	18 96       	adiw	r26, 0x08	; 8
    19c8:	ed 91       	ld	r30, X+
    19ca:	fc 91       	ld	r31, X
    19cc:	19 97       	sbiw	r26, 0x09	; 9
    19ce:	88 23       	and	r24, r24
    19d0:	31 f0       	breq	.+12     	; 0x19de <puts+0x40>
    19d2:	19 95       	eicall
    19d4:	89 2b       	or	r24, r25
    19d6:	89 f3       	breq	.-30     	; 0x19ba <puts+0x1c>
    19d8:	0f ef       	ldi	r16, 0xFF	; 255
    19da:	1f ef       	ldi	r17, 0xFF	; 255
    19dc:	ee cf       	rjmp	.-36     	; 0x19ba <puts+0x1c>
    19de:	8a e0       	ldi	r24, 0x0A	; 10
    19e0:	19 95       	eicall
    19e2:	89 2b       	or	r24, r25
    19e4:	11 f4       	brne	.+4      	; 0x19ea <puts+0x4c>
    19e6:	c8 01       	movw	r24, r16
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <puts+0x50>
    19ea:	8f ef       	ldi	r24, 0xFF	; 255
    19ec:	9f ef       	ldi	r25, 0xFF	; 255
    19ee:	df 91       	pop	r29
    19f0:	cf 91       	pop	r28
    19f2:	1f 91       	pop	r17
    19f4:	0f 91       	pop	r16
    19f6:	08 95       	ret

000019f8 <calloc>:
    19f8:	0f 93       	push	r16
    19fa:	1f 93       	push	r17
    19fc:	cf 93       	push	r28
    19fe:	df 93       	push	r29
    1a00:	86 9f       	mul	r24, r22
    1a02:	80 01       	movw	r16, r0
    1a04:	87 9f       	mul	r24, r23
    1a06:	10 0d       	add	r17, r0
    1a08:	96 9f       	mul	r25, r22
    1a0a:	10 0d       	add	r17, r0
    1a0c:	11 24       	eor	r1, r1
    1a0e:	c8 01       	movw	r24, r16
    1a10:	0d d0       	rcall	.+26     	; 0x1a2c <malloc>
    1a12:	ec 01       	movw	r28, r24
    1a14:	00 97       	sbiw	r24, 0x00	; 0
    1a16:	21 f0       	breq	.+8      	; 0x1a20 <calloc+0x28>
    1a18:	a8 01       	movw	r20, r16
    1a1a:	60 e0       	ldi	r22, 0x00	; 0
    1a1c:	70 e0       	ldi	r23, 0x00	; 0
    1a1e:	2d d1       	rcall	.+602    	; 0x1c7a <memset>
    1a20:	ce 01       	movw	r24, r28
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	1f 91       	pop	r17
    1a28:	0f 91       	pop	r16
    1a2a:	08 95       	ret

00001a2c <malloc>:
    1a2c:	cf 93       	push	r28
    1a2e:	df 93       	push	r29
    1a30:	82 30       	cpi	r24, 0x02	; 2
    1a32:	91 05       	cpc	r25, r1
    1a34:	10 f4       	brcc	.+4      	; 0x1a3a <malloc+0xe>
    1a36:	82 e0       	ldi	r24, 0x02	; 2
    1a38:	90 e0       	ldi	r25, 0x00	; 0
    1a3a:	e0 91 47 02 	lds	r30, 0x0247
    1a3e:	f0 91 48 02 	lds	r31, 0x0248
    1a42:	20 e0       	ldi	r18, 0x00	; 0
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	a0 e0       	ldi	r26, 0x00	; 0
    1a48:	b0 e0       	ldi	r27, 0x00	; 0
    1a4a:	30 97       	sbiw	r30, 0x00	; 0
    1a4c:	39 f1       	breq	.+78     	; 0x1a9c <malloc+0x70>
    1a4e:	40 81       	ld	r20, Z
    1a50:	51 81       	ldd	r21, Z+1	; 0x01
    1a52:	48 17       	cp	r20, r24
    1a54:	59 07       	cpc	r21, r25
    1a56:	b8 f0       	brcs	.+46     	; 0x1a86 <malloc+0x5a>
    1a58:	48 17       	cp	r20, r24
    1a5a:	59 07       	cpc	r21, r25
    1a5c:	71 f4       	brne	.+28     	; 0x1a7a <malloc+0x4e>
    1a5e:	82 81       	ldd	r24, Z+2	; 0x02
    1a60:	93 81       	ldd	r25, Z+3	; 0x03
    1a62:	10 97       	sbiw	r26, 0x00	; 0
    1a64:	29 f0       	breq	.+10     	; 0x1a70 <malloc+0x44>
    1a66:	13 96       	adiw	r26, 0x03	; 3
    1a68:	9c 93       	st	X, r25
    1a6a:	8e 93       	st	-X, r24
    1a6c:	12 97       	sbiw	r26, 0x02	; 2
    1a6e:	2c c0       	rjmp	.+88     	; 0x1ac8 <malloc+0x9c>
    1a70:	90 93 48 02 	sts	0x0248, r25
    1a74:	80 93 47 02 	sts	0x0247, r24
    1a78:	27 c0       	rjmp	.+78     	; 0x1ac8 <malloc+0x9c>
    1a7a:	21 15       	cp	r18, r1
    1a7c:	31 05       	cpc	r19, r1
    1a7e:	31 f0       	breq	.+12     	; 0x1a8c <malloc+0x60>
    1a80:	42 17       	cp	r20, r18
    1a82:	53 07       	cpc	r21, r19
    1a84:	18 f0       	brcs	.+6      	; 0x1a8c <malloc+0x60>
    1a86:	a9 01       	movw	r20, r18
    1a88:	db 01       	movw	r26, r22
    1a8a:	01 c0       	rjmp	.+2      	; 0x1a8e <malloc+0x62>
    1a8c:	ef 01       	movw	r28, r30
    1a8e:	9a 01       	movw	r18, r20
    1a90:	bd 01       	movw	r22, r26
    1a92:	df 01       	movw	r26, r30
    1a94:	02 80       	ldd	r0, Z+2	; 0x02
    1a96:	f3 81       	ldd	r31, Z+3	; 0x03
    1a98:	e0 2d       	mov	r30, r0
    1a9a:	d7 cf       	rjmp	.-82     	; 0x1a4a <malloc+0x1e>
    1a9c:	21 15       	cp	r18, r1
    1a9e:	31 05       	cpc	r19, r1
    1aa0:	f9 f0       	breq	.+62     	; 0x1ae0 <malloc+0xb4>
    1aa2:	28 1b       	sub	r18, r24
    1aa4:	39 0b       	sbc	r19, r25
    1aa6:	24 30       	cpi	r18, 0x04	; 4
    1aa8:	31 05       	cpc	r19, r1
    1aaa:	80 f4       	brcc	.+32     	; 0x1acc <malloc+0xa0>
    1aac:	8a 81       	ldd	r24, Y+2	; 0x02
    1aae:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab0:	61 15       	cp	r22, r1
    1ab2:	71 05       	cpc	r23, r1
    1ab4:	21 f0       	breq	.+8      	; 0x1abe <malloc+0x92>
    1ab6:	fb 01       	movw	r30, r22
    1ab8:	93 83       	std	Z+3, r25	; 0x03
    1aba:	82 83       	std	Z+2, r24	; 0x02
    1abc:	04 c0       	rjmp	.+8      	; 0x1ac6 <malloc+0x9a>
    1abe:	90 93 48 02 	sts	0x0248, r25
    1ac2:	80 93 47 02 	sts	0x0247, r24
    1ac6:	fe 01       	movw	r30, r28
    1ac8:	32 96       	adiw	r30, 0x02	; 2
    1aca:	44 c0       	rjmp	.+136    	; 0x1b54 <malloc+0x128>
    1acc:	fe 01       	movw	r30, r28
    1ace:	e2 0f       	add	r30, r18
    1ad0:	f3 1f       	adc	r31, r19
    1ad2:	81 93       	st	Z+, r24
    1ad4:	91 93       	st	Z+, r25
    1ad6:	22 50       	subi	r18, 0x02	; 2
    1ad8:	31 09       	sbc	r19, r1
    1ada:	39 83       	std	Y+1, r19	; 0x01
    1adc:	28 83       	st	Y, r18
    1ade:	3a c0       	rjmp	.+116    	; 0x1b54 <malloc+0x128>
    1ae0:	20 91 45 02 	lds	r18, 0x0245
    1ae4:	30 91 46 02 	lds	r19, 0x0246
    1ae8:	23 2b       	or	r18, r19
    1aea:	41 f4       	brne	.+16     	; 0x1afc <malloc+0xd0>
    1aec:	20 91 02 02 	lds	r18, 0x0202
    1af0:	30 91 03 02 	lds	r19, 0x0203
    1af4:	30 93 46 02 	sts	0x0246, r19
    1af8:	20 93 45 02 	sts	0x0245, r18
    1afc:	20 91 00 02 	lds	r18, 0x0200
    1b00:	30 91 01 02 	lds	r19, 0x0201
    1b04:	21 15       	cp	r18, r1
    1b06:	31 05       	cpc	r19, r1
    1b08:	41 f4       	brne	.+16     	; 0x1b1a <malloc+0xee>
    1b0a:	2d b7       	in	r18, 0x3d	; 61
    1b0c:	3e b7       	in	r19, 0x3e	; 62
    1b0e:	40 91 04 02 	lds	r20, 0x0204
    1b12:	50 91 05 02 	lds	r21, 0x0205
    1b16:	24 1b       	sub	r18, r20
    1b18:	35 0b       	sbc	r19, r21
    1b1a:	e0 91 45 02 	lds	r30, 0x0245
    1b1e:	f0 91 46 02 	lds	r31, 0x0246
    1b22:	e2 17       	cp	r30, r18
    1b24:	f3 07       	cpc	r31, r19
    1b26:	a0 f4       	brcc	.+40     	; 0x1b50 <malloc+0x124>
    1b28:	2e 1b       	sub	r18, r30
    1b2a:	3f 0b       	sbc	r19, r31
    1b2c:	28 17       	cp	r18, r24
    1b2e:	39 07       	cpc	r19, r25
    1b30:	78 f0       	brcs	.+30     	; 0x1b50 <malloc+0x124>
    1b32:	ac 01       	movw	r20, r24
    1b34:	4e 5f       	subi	r20, 0xFE	; 254
    1b36:	5f 4f       	sbci	r21, 0xFF	; 255
    1b38:	24 17       	cp	r18, r20
    1b3a:	35 07       	cpc	r19, r21
    1b3c:	48 f0       	brcs	.+18     	; 0x1b50 <malloc+0x124>
    1b3e:	4e 0f       	add	r20, r30
    1b40:	5f 1f       	adc	r21, r31
    1b42:	50 93 46 02 	sts	0x0246, r21
    1b46:	40 93 45 02 	sts	0x0245, r20
    1b4a:	81 93       	st	Z+, r24
    1b4c:	91 93       	st	Z+, r25
    1b4e:	02 c0       	rjmp	.+4      	; 0x1b54 <malloc+0x128>
    1b50:	e0 e0       	ldi	r30, 0x00	; 0
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	cf 01       	movw	r24, r30
    1b56:	df 91       	pop	r29
    1b58:	cf 91       	pop	r28
    1b5a:	08 95       	ret

00001b5c <free>:
    1b5c:	cf 93       	push	r28
    1b5e:	df 93       	push	r29
    1b60:	00 97       	sbiw	r24, 0x00	; 0
    1b62:	09 f4       	brne	.+2      	; 0x1b66 <free+0xa>
    1b64:	87 c0       	rjmp	.+270    	; 0x1c74 <free+0x118>
    1b66:	fc 01       	movw	r30, r24
    1b68:	32 97       	sbiw	r30, 0x02	; 2
    1b6a:	13 82       	std	Z+3, r1	; 0x03
    1b6c:	12 82       	std	Z+2, r1	; 0x02
    1b6e:	c0 91 47 02 	lds	r28, 0x0247
    1b72:	d0 91 48 02 	lds	r29, 0x0248
    1b76:	20 97       	sbiw	r28, 0x00	; 0
    1b78:	81 f4       	brne	.+32     	; 0x1b9a <free+0x3e>
    1b7a:	20 81       	ld	r18, Z
    1b7c:	31 81       	ldd	r19, Z+1	; 0x01
    1b7e:	28 0f       	add	r18, r24
    1b80:	39 1f       	adc	r19, r25
    1b82:	80 91 45 02 	lds	r24, 0x0245
    1b86:	90 91 46 02 	lds	r25, 0x0246
    1b8a:	82 17       	cp	r24, r18
    1b8c:	93 07       	cpc	r25, r19
    1b8e:	79 f5       	brne	.+94     	; 0x1bee <free+0x92>
    1b90:	f0 93 46 02 	sts	0x0246, r31
    1b94:	e0 93 45 02 	sts	0x0245, r30
    1b98:	6d c0       	rjmp	.+218    	; 0x1c74 <free+0x118>
    1b9a:	de 01       	movw	r26, r28
    1b9c:	20 e0       	ldi	r18, 0x00	; 0
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	ae 17       	cp	r26, r30
    1ba2:	bf 07       	cpc	r27, r31
    1ba4:	50 f4       	brcc	.+20     	; 0x1bba <free+0x5e>
    1ba6:	12 96       	adiw	r26, 0x02	; 2
    1ba8:	4d 91       	ld	r20, X+
    1baa:	5c 91       	ld	r21, X
    1bac:	13 97       	sbiw	r26, 0x03	; 3
    1bae:	9d 01       	movw	r18, r26
    1bb0:	41 15       	cp	r20, r1
    1bb2:	51 05       	cpc	r21, r1
    1bb4:	09 f1       	breq	.+66     	; 0x1bf8 <free+0x9c>
    1bb6:	da 01       	movw	r26, r20
    1bb8:	f3 cf       	rjmp	.-26     	; 0x1ba0 <free+0x44>
    1bba:	b3 83       	std	Z+3, r27	; 0x03
    1bbc:	a2 83       	std	Z+2, r26	; 0x02
    1bbe:	40 81       	ld	r20, Z
    1bc0:	51 81       	ldd	r21, Z+1	; 0x01
    1bc2:	84 0f       	add	r24, r20
    1bc4:	95 1f       	adc	r25, r21
    1bc6:	8a 17       	cp	r24, r26
    1bc8:	9b 07       	cpc	r25, r27
    1bca:	71 f4       	brne	.+28     	; 0x1be8 <free+0x8c>
    1bcc:	8d 91       	ld	r24, X+
    1bce:	9c 91       	ld	r25, X
    1bd0:	11 97       	sbiw	r26, 0x01	; 1
    1bd2:	84 0f       	add	r24, r20
    1bd4:	95 1f       	adc	r25, r21
    1bd6:	02 96       	adiw	r24, 0x02	; 2
    1bd8:	91 83       	std	Z+1, r25	; 0x01
    1bda:	80 83       	st	Z, r24
    1bdc:	12 96       	adiw	r26, 0x02	; 2
    1bde:	8d 91       	ld	r24, X+
    1be0:	9c 91       	ld	r25, X
    1be2:	13 97       	sbiw	r26, 0x03	; 3
    1be4:	93 83       	std	Z+3, r25	; 0x03
    1be6:	82 83       	std	Z+2, r24	; 0x02
    1be8:	21 15       	cp	r18, r1
    1bea:	31 05       	cpc	r19, r1
    1bec:	29 f4       	brne	.+10     	; 0x1bf8 <free+0x9c>
    1bee:	f0 93 48 02 	sts	0x0248, r31
    1bf2:	e0 93 47 02 	sts	0x0247, r30
    1bf6:	3e c0       	rjmp	.+124    	; 0x1c74 <free+0x118>
    1bf8:	d9 01       	movw	r26, r18
    1bfa:	13 96       	adiw	r26, 0x03	; 3
    1bfc:	fc 93       	st	X, r31
    1bfe:	ee 93       	st	-X, r30
    1c00:	12 97       	sbiw	r26, 0x02	; 2
    1c02:	4d 91       	ld	r20, X+
    1c04:	5d 91       	ld	r21, X+
    1c06:	a4 0f       	add	r26, r20
    1c08:	b5 1f       	adc	r27, r21
    1c0a:	ea 17       	cp	r30, r26
    1c0c:	fb 07       	cpc	r31, r27
    1c0e:	79 f4       	brne	.+30     	; 0x1c2e <free+0xd2>
    1c10:	80 81       	ld	r24, Z
    1c12:	91 81       	ldd	r25, Z+1	; 0x01
    1c14:	84 0f       	add	r24, r20
    1c16:	95 1f       	adc	r25, r21
    1c18:	02 96       	adiw	r24, 0x02	; 2
    1c1a:	d9 01       	movw	r26, r18
    1c1c:	11 96       	adiw	r26, 0x01	; 1
    1c1e:	9c 93       	st	X, r25
    1c20:	8e 93       	st	-X, r24
    1c22:	82 81       	ldd	r24, Z+2	; 0x02
    1c24:	93 81       	ldd	r25, Z+3	; 0x03
    1c26:	13 96       	adiw	r26, 0x03	; 3
    1c28:	9c 93       	st	X, r25
    1c2a:	8e 93       	st	-X, r24
    1c2c:	12 97       	sbiw	r26, 0x02	; 2
    1c2e:	e0 e0       	ldi	r30, 0x00	; 0
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	8a 81       	ldd	r24, Y+2	; 0x02
    1c34:	9b 81       	ldd	r25, Y+3	; 0x03
    1c36:	00 97       	sbiw	r24, 0x00	; 0
    1c38:	19 f0       	breq	.+6      	; 0x1c40 <free+0xe4>
    1c3a:	fe 01       	movw	r30, r28
    1c3c:	ec 01       	movw	r28, r24
    1c3e:	f9 cf       	rjmp	.-14     	; 0x1c32 <free+0xd6>
    1c40:	ce 01       	movw	r24, r28
    1c42:	02 96       	adiw	r24, 0x02	; 2
    1c44:	28 81       	ld	r18, Y
    1c46:	39 81       	ldd	r19, Y+1	; 0x01
    1c48:	82 0f       	add	r24, r18
    1c4a:	93 1f       	adc	r25, r19
    1c4c:	20 91 45 02 	lds	r18, 0x0245
    1c50:	30 91 46 02 	lds	r19, 0x0246
    1c54:	28 17       	cp	r18, r24
    1c56:	39 07       	cpc	r19, r25
    1c58:	69 f4       	brne	.+26     	; 0x1c74 <free+0x118>
    1c5a:	30 97       	sbiw	r30, 0x00	; 0
    1c5c:	29 f4       	brne	.+10     	; 0x1c68 <free+0x10c>
    1c5e:	10 92 48 02 	sts	0x0248, r1
    1c62:	10 92 47 02 	sts	0x0247, r1
    1c66:	02 c0       	rjmp	.+4      	; 0x1c6c <free+0x110>
    1c68:	13 82       	std	Z+3, r1	; 0x03
    1c6a:	12 82       	std	Z+2, r1	; 0x02
    1c6c:	d0 93 46 02 	sts	0x0246, r29
    1c70:	c0 93 45 02 	sts	0x0245, r28
    1c74:	df 91       	pop	r29
    1c76:	cf 91       	pop	r28
    1c78:	08 95       	ret

00001c7a <memset>:
    1c7a:	dc 01       	movw	r26, r24
    1c7c:	01 c0       	rjmp	.+2      	; 0x1c80 <memset+0x6>
    1c7e:	6d 93       	st	X+, r22
    1c80:	41 50       	subi	r20, 0x01	; 1
    1c82:	50 40       	sbci	r21, 0x00	; 0
    1c84:	e0 f7       	brcc	.-8      	; 0x1c7e <memset+0x4>
    1c86:	08 95       	ret

00001c88 <_exit>:
    1c88:	f8 94       	cli

00001c8a <__stop_program>:
    1c8a:	ff cf       	rjmp	.-2      	; 0x1c8a <__stop_program>
