
---------- Begin Simulation Statistics ----------
final_tick                                84115262000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668736                       # Number of bytes of host memory used
host_op_rate                                   115329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   869.22                       # Real time elapsed on the host
host_tick_rate                               96771276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100245691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084115                       # Number of seconds simulated
sim_ticks                                 84115262000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100245691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.682305                       # CPI: cycles per instruction
system.cpu.discardedOps                        537563                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37888715                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594422                       # IPC: instructions per cycle
system.cpu.numCycles                        168230524                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                39795210     39.70%     39.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20704      0.02%     39.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               47464384     47.35%     87.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12965284     12.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100245691                       # Class of committed instruction
system.cpu.tickCycles                       130341809                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       176741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        386965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       771223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          723                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1544287                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            723                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6047302                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4457293                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188275                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4573901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4571718                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.952273                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  136249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             508                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              234                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57512509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57512509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57512523                       # number of overall hits
system.cpu.dcache.overall_hits::total        57512523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       835405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         835405                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       835421                       # number of overall misses
system.cpu.dcache.overall_misses::total        835421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27263783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27263783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27263783500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27263783500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58347914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58347914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58347944                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58347944                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32635.408574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32635.408574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32634.783540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32634.783540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       667909                       # number of writebacks
system.cpu.dcache.writebacks::total            667909                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63169                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       772236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       772236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       772247                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       772247                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24751643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24751643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24752588500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24752588500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32051.915477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32051.915477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32052.683274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32052.683274                       # average overall mshr miss latency
system.cpu.dcache.replacements                 771223                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44933361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44933361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       458326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        458326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10609755000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10609755000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45391687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45391687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23148.926746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23148.926746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       458280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       458280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10147699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10147699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22143.011914                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22143.011914                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12579148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12579148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       377079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16654028500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16654028500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44165.886989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44165.886989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       313956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       313956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14603943500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14603943500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46515.892354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46515.892354                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.845787                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58284893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            772247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.474418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.845787                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117468383                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117468383                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            35331929                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49018163                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13268722                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     18253464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18253464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18253464                       # number of overall hits
system.cpu.icache.overall_hits::total        18253464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          817                       # number of overall misses
system.cpu.icache.overall_misses::total           817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     65188000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65188000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     65188000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65188000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18254281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18254281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18254281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18254281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79789.473684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79789.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79789.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79789.473684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64371000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64371000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78789.473684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78789.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78789.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78789.473684                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18253464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18253464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65188000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65188000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18254281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18254281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79789.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79789.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64371000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64371000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78789.473684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78789.473684                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           667.042446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18254281                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22343.061200                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   667.042446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.325704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.325704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          817                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.398926                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         146035065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        146035065                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84115262000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100245691                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               562832                       # number of demand (read+write) hits
system.l2.demand_hits::total                   562836                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              562832                       # number of overall hits
system.l2.overall_hits::total                  562836                       # number of overall hits
system.l2.demand_misses::.cpu.inst                813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209415                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210228                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               813                       # number of overall misses
system.l2.overall_misses::.cpu.data            209415                       # number of overall misses
system.l2.overall_misses::total                210228                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17669015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17732114000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63098500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17669015500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17732114000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           772247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          772247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.271176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.271176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77611.931119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84373.208700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84347.061286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77611.931119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84373.208700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84347.061286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              118855                       # number of writebacks
system.l2.writebacks::total                    118855                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210226                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54968500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15574754000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15629722500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54968500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15574754000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15629722500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.271174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271939                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.271174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271939                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67611.931119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74373.386561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74347.238210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67611.931119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74373.386561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74347.238210                       # average overall mshr miss latency
system.l2.replacements                         177462                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       667909                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           667909                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       667909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       667909                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            172442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172442                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          141513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              141513                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12317775500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12317775500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        313955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.450743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.450743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87043.420039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87043.420039                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       141513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         141513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10902645500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10902645500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.450743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.450743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77043.420039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77043.420039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77611.931119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77611.931119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54968500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54968500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67611.931119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67611.931119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        390390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            390390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5351240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5351240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.148163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78808.282525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78808.282525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4672108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4672108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.148159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68808.667158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68808.667158                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31922.358306                       # Cycle average of tags in use
system.l2.tags.total_refs                     1544233                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.345445                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.696996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       119.330003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31802.331306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24959                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12564110                       # Number of tag accesses
system.l2.tags.data_accesses                 12564110                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    118855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002767552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              550009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111837                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     118855                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210226                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   118855                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               118855                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.560056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.418707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.216919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6943     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.52%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.80%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.714165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4684     65.89%     65.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.63%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2120     29.82%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              250      3.52%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7109                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13454464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7606720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84115201000                       # Total gap between requests
system.mem_ctrls.avgGap                     255606.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13398976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7605376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 618579.776878065313                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 159293042.444544732571                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90416124.484044283628                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          813                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209413                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       118855                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21691750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6951904500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1990282585750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26681.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33197.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16745467.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13402432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13454464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7606720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7606720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209413                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210226                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       118855                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        118855                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       618580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159334129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159952709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       618580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       618580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90432103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90432103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90432103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       618580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159334129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       250384811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              118834                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7188                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3032871250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1050860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6973596250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14430.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33180.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141783                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71568                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       115655                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.062029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.457761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.967438                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78054     67.49%     67.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16432     14.21%     81.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2584      2.23%     83.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1575      1.36%     85.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8717      7.54%     92.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          691      0.60%     93.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1318      1.14%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          574      0.50%     95.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5710      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       115655                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13451008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7605376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.911622                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.416124                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       414948240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       220527450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      760481400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     313194780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6639955920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21505227330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14190595680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44044930800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.625912                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36667567750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2808780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44638914250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       410828460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       218341530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      740146680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     307092600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6639955920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20687920290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14878854240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43883139720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.702467                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38467578000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2808780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42838904000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68713                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       118855                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57884                       # Transaction distribution
system.membus.trans_dist::ReadExReq            141513                       # Transaction distribution
system.membus.trans_dist::ReadExResp           141513                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68713                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       597191                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 597191                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     21061184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                21061184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210226                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           894795000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1133812000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       786764                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          161921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458292                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2315717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2317351                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92169984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92222272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          177462                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7606720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           950526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000815                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 949751     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    775      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             950526                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84115262000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1440052500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1225500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1158371498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
