$date
	Thu Apr 25 12:29:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbdecoder_4to16 $end
$var wire 1 ! out9 $end
$var wire 1 " out8 $end
$var wire 1 # out7 $end
$var wire 1 $ out6 $end
$var wire 1 % out5 $end
$var wire 1 & out4 $end
$var wire 1 ' out3 $end
$var wire 1 ( out2 $end
$var wire 1 ) out15 $end
$var wire 1 * out14 $end
$var wire 1 + out13 $end
$var wire 1 , out12 $end
$var wire 1 - out11 $end
$var wire 1 . out10 $end
$var wire 1 / out1 $end
$var wire 1 0 out0 $end
$var reg 1 1 in0 $end
$var reg 1 2 in1 $end
$var reg 1 3 in2 $end
$var reg 1 4 in3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
01
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0#
1)
0'
00
0/
14
13
12
11
#20
1"
0)
03
02
01
#30
