ram block $__v2f_rom {
	abits 8;
	width 32;
	cost 1;
	init no_undef;
	port ar "A" { }
}

ram block $__v2f_ram {
	abits 32;
	width 32;
	cost 1;
	init zero;
	port ar "A" {
		optional;
	}
	port sw "AW" {
		clock anyedge;
		clken;
	}
}
