<stg><name>matmul_partition</name>


<trans_list>

<trans id="588" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="25" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="30" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="36" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %out_r_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r)

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %in2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2)

]]></Node>
<StgValue><ssdm name="in2_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %in1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1)

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %out_r5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="out_r5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="62">
<![CDATA[
:5  %empty = zext i62 %out_r5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem_addr = getelementptr i32* %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %in = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="62">
<![CDATA[
:8  %empty_5 = zext i62 %in to i64

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %gmem_addr_1 = getelementptr i32* %gmem, i64 %empty_5

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %in3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="in3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
:11  %empty_6 = zext i62 %in3 to i64

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %gmem_addr_2 = getelementptr i32* %gmem, i64 %empty_6

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:16  %A = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:17  %B_0 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:18  %B_1 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:19  %B_2 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:20  %B_3 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:21  %B_4 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:22  %B_5 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_5"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:23  %B_6 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:24  %B_7 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:25  %B_8 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:26  %B_9 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:27  %B_10 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_10"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:28  %B_11 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:29  %B_12 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_12"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:30  %B_13 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:31  %B_14 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_14"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:32  %B_15 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="B_15"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:33  %C_0 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:34  %C_1 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:35  %C_2 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:36  %C_3 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:37  %C_4 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:38  %C_5 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:39  %C_6 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:40  %C_7 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_7"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:41  %C_8 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_8"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:42  %C_9 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:43  %C_10 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_10"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:44  %C_11 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_11"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:45  %C_12 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_12"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:46  %C_13 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_13"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:47  %C_14 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_14"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:48  %C_15 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="C_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %mul_ln70 = mul nsw i32 %size_read, %size_read

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %mul_ln70 = mul nsw i32 %size_read, %size_read

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %mul_ln70 = mul nsw i32 %size_read, %size_read

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %mul_ln70 = mul nsw i32 %size_read, %size_read

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @matmul_partition_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i64 %in1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln51"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i64 %in2, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln52"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i64 %out_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln53"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln54"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln55"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:57  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i32 [ 0, %0 ], [ %j, %read_A ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i32 [ 0, %0 ], [ %select_ln73_1, %read_A ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:2  %itr_0 = phi i31 [ 0, %0 ], [ %itr, %read_A ]

]]></Node>
<StgValue><ssdm name="itr_0"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="31">
<![CDATA[
:3  %zext_ln70 = zext i31 %itr_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln70 = icmp slt i32 %zext_ln70, %mul_ln70

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %itr = add i31 %itr_0, 1

]]></Node>
<StgValue><ssdm name="itr"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln70, label %read_A, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_A:4  %icmp_ln73 = icmp eq i32 %j_0, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_A:5  %i = add nsw i32 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_A:6  %select_ln73 = select i1 %icmp_ln73, i32 0, i32 %j_0

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_A:7  %select_ln73_1 = select i1 %icmp_ln73, i32 %i, i32 %i_0

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32">
<![CDATA[
read_A:9  %trunc_ln77 = trunc i32 %select_ln73 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32">
<![CDATA[
read_A:10  %trunc_ln77_1 = trunc i32 %select_ln73_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
read_A:11  %sext_ln77_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln77_1, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln77_1_cast"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
read_A:12  %add_ln77 = add i10 %sext_ln77_1_cast, %trunc_ln77

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_A:17  %j = add nsw i32 1, %select_ln73

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
read_A:8  %gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_A:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read_A:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
read_A:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read_A:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
read_A:13  %sext_ln77 = sext i10 %add_ln77 to i64

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_A:14  %A_addr = getelementptr [256 x i32]* %A, i64 0, i64 %sext_ln77

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
read_A:15  store i32 %gmem_addr_2_read, i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read_A:16  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
read_A:18  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:0  %j3_0 = phi i32 [ %j_1, %read_B_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:1  %i2_0 = phi i32 [ %select_ln85_1, %read_B_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader2:2  %itr1_0 = phi i31 [ %itr_1, %read_B_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="itr1_0"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="31">
<![CDATA[
.preheader2:3  %zext_ln82 = zext i31 %itr1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2:4  %icmp_ln82 = icmp slt i32 %zext_ln82, %mul_ln70

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader2:5  %itr_1 = add i31 %itr1_0, 1

]]></Node>
<StgValue><ssdm name="itr_1"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %icmp_ln82, label %read_B_begin, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read_B_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_B_begin:4  %icmp_ln85 = icmp eq i32 %j3_0, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_B_begin:5  %i_1 = add nsw i32 1, %i2_0

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_B_begin:6  %select_ln85 = select i1 %icmp_ln85, i32 0, i32 %j3_0

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_B_begin:7  %select_ln85_1 = select i1 %icmp_ln85, i32 %i_1, i32 %i2_0

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32">
<![CDATA[
read_B_begin:10  %trunc_ln89 = trunc i32 %select_ln85 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
read_B_begin:27  switch i4 %trunc_ln89, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln89"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read_B_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_B_end:1  %j_1 = add nsw i32 %select_ln85, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
read_B_end:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
read_B_begin:8  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_B_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
read_B_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read_B_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln84"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
read_B_begin:9  %sext_ln89 = sext i32 %select_ln85_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:11  %B_0_addr = getelementptr [16 x i32]* %B_0, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:12  %B_1_addr = getelementptr [16 x i32]* %B_1, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:13  %B_2_addr = getelementptr [16 x i32]* %B_2, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:14  %B_3_addr = getelementptr [16 x i32]* %B_3, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:15  %B_4_addr = getelementptr [16 x i32]* %B_4, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_4_addr"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:16  %B_5_addr = getelementptr [16 x i32]* %B_5, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_5_addr"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:17  %B_6_addr = getelementptr [16 x i32]* %B_6, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:18  %B_7_addr = getelementptr [16 x i32]* %B_7, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_7_addr"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:19  %B_8_addr = getelementptr [16 x i32]* %B_8, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_8_addr"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:20  %B_9_addr = getelementptr [16 x i32]* %B_9, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_9_addr"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:21  %B_10_addr = getelementptr [16 x i32]* %B_10, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_10_addr"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:22  %B_11_addr = getelementptr [16 x i32]* %B_11, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_11_addr"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:23  %B_12_addr = getelementptr [16 x i32]* %B_12, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_12_addr"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:24  %B_13_addr = getelementptr [16 x i32]* %B_13, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_13_addr"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:25  %B_14_addr = getelementptr [16 x i32]* %B_14, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_14_addr"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_B_begin:26  %B_15_addr = getelementptr [16 x i32]* %B_15, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="B_15_addr"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch14:0  store i32 %gmem_addr_1_read, i32* %B_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch13:0  store i32 %gmem_addr_1_read, i32* %B_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch12:0  store i32 %gmem_addr_1_read, i32* %B_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch11:0  store i32 %gmem_addr_1_read, i32* %B_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch10:0  store i32 %gmem_addr_1_read, i32* %B_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch9:0  store i32 %gmem_addr_1_read, i32* %B_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch8:0  store i32 %gmem_addr_1_read, i32* %B_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch7:0  store i32 %gmem_addr_1_read, i32* %B_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6:0  store i32 %gmem_addr_1_read, i32* %B_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch5:0  store i32 %gmem_addr_1_read, i32* %B_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch4:0  store i32 %gmem_addr_1_read, i32* %B_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch3:0  store i32 %gmem_addr_1_read, i32* %B_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch2:0  store i32 %gmem_addr_1_read, i32* %B_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch1:0  store i32 %gmem_addr_1_read, i32* %B_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch0:0  store i32 %gmem_addr_1_read, i32* %B_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch15:0  store i32 %gmem_addr_1_read, i32* %B_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %read_B_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="217" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0  %temp_sum_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_0_1"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:1  %temp_sum_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_1_1"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:2  %temp_sum_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_2_1"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:3  %temp_sum_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_3_1"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:4  %temp_sum_4_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_4_1"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:5  %temp_sum_5_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_5_1"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:6  %temp_sum_6_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_6_1"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:7  %temp_sum_7_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_7_1"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:8  %temp_sum_8_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_8_1"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:9  %temp_sum_9_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_9_1"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:10  %temp_sum_10_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_10_1"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:11  %temp_sum_11_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_11_1"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:12  %temp_sum_12_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_12_1"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:13  %temp_sum_13_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_13_1"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:14  %temp_sum_14_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_14_1"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:15  %temp_sum_15_1 = alloca i32

]]></Node>
<StgValue><ssdm name="temp_sum_15_1"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
.preheader1.preheader:17  %zext_ln106 = zext i32 %size_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:18  %mul_ln106 = mul i64 %zext_ln106, %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="235" st_id="27" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:18  %mul_ln106 = mul i64 %zext_ln106, %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="236" st_id="28" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:18  %mul_ln106 = mul i64 %zext_ln106, %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="237" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:16  %add_ln106 = add nsw i32 %size_read, -1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:18  %mul_ln106 = mul i64 %zext_ln106, %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:19  br label %2

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i64 [ 0, %.preheader1.preheader ], [ %add_ln94, %arraypart2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i31 [ 0, %.preheader1.preheader ], [ %select_ln94_1, %arraypart2_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %col_0 = phi i32 [ 0, %.preheader1.preheader ], [ %col, %arraypart2_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %icmp_ln94 = icmp eq i64 %indvar_flatten, %mul_ln106

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %add_ln94 = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln94, label %.preheader.preheader, label %arraypart2_begin

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arraypart2_begin:1  %row = add i31 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:4  %icmp_ln97 = icmp eq i32 %col_0, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arraypart2_begin:5  %select_ln94 = select i1 %icmp_ln97, i32 0, i32 %col_0

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
arraypart2_begin:6  %select_ln94_1 = select i1 %icmp_ln97, i31 %row, i31 %row_0

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="31">
<![CDATA[
arraypart2_begin:8  %trunc_ln97 = trunc i31 %select_ln94_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
arraypart2_begin:9  %zext_ln104_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln97, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln104_cast"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arraypart2_begin:11  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32">
<![CDATA[
arraypart2_begin:15  %trunc_ln104 = trunc i32 %select_ln94 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arraypart2_begin:16  %add_ln104 = add i10 %zext_ln104_cast, %trunc_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
arraypart2_begin:17  %sext_ln104_1 = sext i10 %add_ln104 to i64

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arraypart2_begin:18  %A_addr_1 = getelementptr [256 x i32]* %A, i64 0, i64 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="8">
<![CDATA[
arraypart2_begin:19  %A_load = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:20  %icmp_ln106 = icmp eq i32 %select_ln94, %add_ln106

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arraypart2_begin:27  br i1 %icmp_ln106, label %3, label %._crit_edge3.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.0:7  br i1 %icmp_ln106, label %4, label %._crit_edge3.1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.1:7  br i1 %icmp_ln106, label %5, label %._crit_edge3.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.2:7  br i1 %icmp_ln106, label %6, label %._crit_edge3.3

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.3:7  br i1 %icmp_ln106, label %7, label %._crit_edge3.4

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.4:7  br i1 %icmp_ln106, label %8, label %._crit_edge3.5

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.5:7  br i1 %icmp_ln106, label %9, label %._crit_edge3.6

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.6:7  br i1 %icmp_ln106, label %10, label %._crit_edge3.7

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.7:7  br i1 %icmp_ln106, label %11, label %._crit_edge3.8

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.8:7  br i1 %icmp_ln106, label %12, label %._crit_edge3.9

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.9:7  br i1 %icmp_ln106, label %13, label %._crit_edge3.10

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.10:7  br i1 %icmp_ln106, label %14, label %._crit_edge3.11

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.11:7  br i1 %icmp_ln106, label %15, label %._crit_edge3.12

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.12:7  br i1 %icmp_ln106, label %16, label %._crit_edge3.13

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.13:7  br i1 %icmp_ln106, label %17, label %._crit_edge3.14

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.14:7  br i1 %icmp_ln106, label %18, label %arraypart2_end

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arraypart2_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_end:1  %col = add nsw i32 %select_ln94, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
arraypart2_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="278" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:13  %icmp_ln103 = icmp eq i32 %select_ln94, 0

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
arraypart2_begin:14  %sext_ln104 = sext i32 %select_ln94 to i64

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="8">
<![CDATA[
arraypart2_begin:19  %A_load = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arraypart2_begin:22  %B_0_addr_1 = getelementptr [16 x i32]* %B_0, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_0_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
arraypart2_begin:23  %B_0_load = load i32* %B_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.0:2  %B_1_addr_1 = getelementptr [16 x i32]* %B_1, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_1_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.0:3  %B_1_load = load i32* %B_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="285" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.1:2  %B_2_addr_1 = getelementptr [16 x i32]* %B_2, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_2_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.1:3  %B_2_load = load i32* %B_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="287" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.2:2  %B_3_addr_1 = getelementptr [16 x i32]* %B_3, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_3_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.2:3  %B_3_load = load i32* %B_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.3:2  %B_4_addr_1 = getelementptr [16 x i32]* %B_4, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_4_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.3:3  %B_4_load = load i32* %B_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.4:2  %B_5_addr_1 = getelementptr [16 x i32]* %B_5, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_5_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.4:3  %B_5_load = load i32* %B_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.5:2  %B_6_addr_1 = getelementptr [16 x i32]* %B_6, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_6_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.5:3  %B_6_load = load i32* %B_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.6:2  %B_7_addr_1 = getelementptr [16 x i32]* %B_7, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_7_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.6:3  %B_7_load = load i32* %B_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.7:2  %B_8_addr_1 = getelementptr [16 x i32]* %B_8, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_8_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.7:3  %B_8_load = load i32* %B_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_8_load"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.8:2  %B_9_addr_1 = getelementptr [16 x i32]* %B_9, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_9_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.8:3  %B_9_load = load i32* %B_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_9_load"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.9:2  %B_10_addr_1 = getelementptr [16 x i32]* %B_10, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_10_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.9:3  %B_10_load = load i32* %B_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_10_load"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.10:2  %B_11_addr_1 = getelementptr [16 x i32]* %B_11, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_11_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.10:3  %B_11_load = load i32* %B_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_11_load"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.11:2  %B_12_addr_1 = getelementptr [16 x i32]* %B_12, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_12_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.11:3  %B_12_load = load i32* %B_12_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_12_load"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.12:2  %B_13_addr_1 = getelementptr [16 x i32]* %B_13, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_13_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.12:3  %B_13_load = load i32* %B_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_13_load"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.13:2  %B_14_addr_1 = getelementptr [16 x i32]* %B_14, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_14_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.13:3  %B_14_load = load i32* %B_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_14_load"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.14:2  %B_15_addr_1 = getelementptr [16 x i32]* %B_15, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="B_15_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.14:3  %B_15_load = load i32* %B_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_15_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="313" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
arraypart2_begin:23  %B_0_load = load i32* %B_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="314" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:24  %mul_ln104 = mul nsw i32 %B_0_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="315" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.0:3  %B_1_load = load i32* %B_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="316" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.0:4  %mul_ln104_1 = mul nsw i32 %A_load, %B_1_load

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.1:3  %B_2_load = load i32* %B_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.1:4  %mul_ln104_2 = mul nsw i32 %A_load, %B_2_load

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.2:3  %B_3_load = load i32* %B_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.2:4  %mul_ln104_3 = mul nsw i32 %A_load, %B_3_load

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.3:3  %B_4_load = load i32* %B_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.3:4  %mul_ln104_4 = mul nsw i32 %A_load, %B_4_load

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.4:3  %B_5_load = load i32* %B_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.4:4  %mul_ln104_5 = mul nsw i32 %A_load, %B_5_load

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.5:3  %B_6_load = load i32* %B_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.5:4  %mul_ln104_6 = mul nsw i32 %A_load, %B_6_load

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.6:3  %B_7_load = load i32* %B_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.6:4  %mul_ln104_7 = mul nsw i32 %A_load, %B_7_load

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.7:3  %B_8_load = load i32* %B_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_8_load"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.7:4  %mul_ln104_8 = mul nsw i32 %A_load, %B_8_load

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.8:3  %B_9_load = load i32* %B_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_9_load"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.8:4  %mul_ln104_9 = mul nsw i32 %A_load, %B_9_load

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.9:3  %B_10_load = load i32* %B_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_10_load"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.9:4  %mul_ln104_10 = mul nsw i32 %A_load, %B_10_load

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.10:3  %B_11_load = load i32* %B_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_11_load"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.10:4  %mul_ln104_11 = mul nsw i32 %A_load, %B_11_load

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.11:3  %B_12_load = load i32* %B_12_addr_1, align 16

]]></Node>
<StgValue><ssdm name="B_12_load"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.11:4  %mul_ln104_12 = mul nsw i32 %A_load, %B_12_load

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.12:3  %B_13_load = load i32* %B_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_13_load"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.12:4  %mul_ln104_13 = mul nsw i32 %A_load, %B_13_load

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.13:3  %B_14_load = load i32* %B_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_14_load"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.13:4  %mul_ln104_14 = mul nsw i32 %A_load, %B_14_load

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge3.14:3  %B_15_load = load i32* %B_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_15_load"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.14:4  %mul_ln104_15 = mul nsw i32 %A_load, %B_15_load

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="345" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:24  %mul_ln104 = mul nsw i32 %B_0_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.0:4  %mul_ln104_1 = mul nsw i32 %A_load, %B_1_load

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="347" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.1:4  %mul_ln104_2 = mul nsw i32 %A_load, %B_2_load

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.2:4  %mul_ln104_3 = mul nsw i32 %A_load, %B_3_load

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.3:4  %mul_ln104_4 = mul nsw i32 %A_load, %B_4_load

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.4:4  %mul_ln104_5 = mul nsw i32 %A_load, %B_5_load

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.5:4  %mul_ln104_6 = mul nsw i32 %A_load, %B_6_load

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.6:4  %mul_ln104_7 = mul nsw i32 %A_load, %B_7_load

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.7:4  %mul_ln104_8 = mul nsw i32 %A_load, %B_8_load

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.8:4  %mul_ln104_9 = mul nsw i32 %A_load, %B_9_load

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="355" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.9:4  %mul_ln104_10 = mul nsw i32 %A_load, %B_10_load

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.10:4  %mul_ln104_11 = mul nsw i32 %A_load, %B_11_load

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.11:4  %mul_ln104_12 = mul nsw i32 %A_load, %B_12_load

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.12:4  %mul_ln104_13 = mul nsw i32 %A_load, %B_13_load

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.13:4  %mul_ln104_14 = mul nsw i32 %A_load, %B_14_load

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.14:4  %mul_ln104_15 = mul nsw i32 %A_load, %B_15_load

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="361" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:24  %mul_ln104 = mul nsw i32 %B_0_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.0:4  %mul_ln104_1 = mul nsw i32 %A_load, %B_1_load

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.1:4  %mul_ln104_2 = mul nsw i32 %A_load, %B_2_load

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.2:4  %mul_ln104_3 = mul nsw i32 %A_load, %B_3_load

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.3:4  %mul_ln104_4 = mul nsw i32 %A_load, %B_4_load

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.4:4  %mul_ln104_5 = mul nsw i32 %A_load, %B_5_load

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.5:4  %mul_ln104_6 = mul nsw i32 %A_load, %B_6_load

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.6:4  %mul_ln104_7 = mul nsw i32 %A_load, %B_7_load

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.7:4  %mul_ln104_8 = mul nsw i32 %A_load, %B_8_load

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.8:4  %mul_ln104_9 = mul nsw i32 %A_load, %B_9_load

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="371" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.9:4  %mul_ln104_10 = mul nsw i32 %A_load, %B_10_load

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.10:4  %mul_ln104_11 = mul nsw i32 %A_load, %B_11_load

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.11:4  %mul_ln104_12 = mul nsw i32 %A_load, %B_12_load

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.12:4  %mul_ln104_13 = mul nsw i32 %A_load, %B_13_load

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.13:4  %mul_ln104_14 = mul nsw i32 %A_load, %B_14_load

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.14:4  %mul_ln104_15 = mul nsw i32 %A_load, %B_15_load

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
arraypart2_begin:0  %temp_sum_0_1_load = load i32* %temp_sum_0_1

]]></Node>
<StgValue><ssdm name="temp_sum_0_1_load"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arraypart2_begin:21  %select_ln103 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_0_1_load

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="379" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:24  %mul_ln104 = mul nsw i32 %B_0_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="380" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arraypart2_begin:25  %temp_sum_0 = add nsw i32 %mul_ln104, %select_ln103

]]></Node>
<StgValue><ssdm name="temp_sum_0"/></StgValue>
</operation>

<operation id="381" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.0:0  %temp_sum_1_1_load = load i32* %temp_sum_1_1

]]></Node>
<StgValue><ssdm name="temp_sum_1_1_load"/></StgValue>
</operation>

<operation id="382" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.0:1  %select_ln103_1 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_1_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="383" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.0:4  %mul_ln104_1 = mul nsw i32 %A_load, %B_1_load

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.0:5  %temp_sum_1 = add nsw i32 %select_ln103_1, %mul_ln104_1

]]></Node>
<StgValue><ssdm name="temp_sum_1"/></StgValue>
</operation>

<operation id="385" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.0:6  store i32 %temp_sum_1, i32* %temp_sum_1_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.1:0  %temp_sum_2_1_load = load i32* %temp_sum_2_1

]]></Node>
<StgValue><ssdm name="temp_sum_2_1_load"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.1:1  %select_ln103_2 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_2_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_2"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.1:4  %mul_ln104_2 = mul nsw i32 %A_load, %B_2_load

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.1:5  %temp_sum_2 = add nsw i32 %select_ln103_2, %mul_ln104_2

]]></Node>
<StgValue><ssdm name="temp_sum_2"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.1:6  store i32 %temp_sum_2, i32* %temp_sum_2_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.2:0  %temp_sum_3_1_load = load i32* %temp_sum_3_1

]]></Node>
<StgValue><ssdm name="temp_sum_3_1_load"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.2:1  %select_ln103_3 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_3_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_3"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.2:4  %mul_ln104_3 = mul nsw i32 %A_load, %B_3_load

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.2:5  %temp_sum_3 = add nsw i32 %select_ln103_3, %mul_ln104_3

]]></Node>
<StgValue><ssdm name="temp_sum_3"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.2:6  store i32 %temp_sum_3, i32* %temp_sum_3_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.3:0  %temp_sum_4_1_load = load i32* %temp_sum_4_1

]]></Node>
<StgValue><ssdm name="temp_sum_4_1_load"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.3:1  %select_ln103_4 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_4_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_4"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.3:4  %mul_ln104_4 = mul nsw i32 %A_load, %B_4_load

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.3:5  %temp_sum_4 = add nsw i32 %select_ln103_4, %mul_ln104_4

]]></Node>
<StgValue><ssdm name="temp_sum_4"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.3:6  store i32 %temp_sum_4, i32* %temp_sum_4_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.4:0  %temp_sum_5_1_load = load i32* %temp_sum_5_1

]]></Node>
<StgValue><ssdm name="temp_sum_5_1_load"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.4:1  %select_ln103_5 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_5_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_5"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.4:4  %mul_ln104_5 = mul nsw i32 %A_load, %B_5_load

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.4:5  %temp_sum_5 = add nsw i32 %select_ln103_5, %mul_ln104_5

]]></Node>
<StgValue><ssdm name="temp_sum_5"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.4:6  store i32 %temp_sum_5, i32* %temp_sum_5_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.5:0  %temp_sum_6_1_load = load i32* %temp_sum_6_1

]]></Node>
<StgValue><ssdm name="temp_sum_6_1_load"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.5:1  %select_ln103_6 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_6_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_6"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.5:4  %mul_ln104_6 = mul nsw i32 %A_load, %B_6_load

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.5:5  %temp_sum_6 = add nsw i32 %select_ln103_6, %mul_ln104_6

]]></Node>
<StgValue><ssdm name="temp_sum_6"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.5:6  store i32 %temp_sum_6, i32* %temp_sum_6_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.6:0  %temp_sum_7_1_load = load i32* %temp_sum_7_1

]]></Node>
<StgValue><ssdm name="temp_sum_7_1_load"/></StgValue>
</operation>

<operation id="412" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.6:1  %select_ln103_7 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_7_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_7"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.6:4  %mul_ln104_7 = mul nsw i32 %A_load, %B_7_load

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="414" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.6:5  %temp_sum_7 = add nsw i32 %select_ln103_7, %mul_ln104_7

]]></Node>
<StgValue><ssdm name="temp_sum_7"/></StgValue>
</operation>

<operation id="415" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.6:6  store i32 %temp_sum_7, i32* %temp_sum_7_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="416" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.7:0  %temp_sum_8_1_load = load i32* %temp_sum_8_1

]]></Node>
<StgValue><ssdm name="temp_sum_8_1_load"/></StgValue>
</operation>

<operation id="417" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.7:1  %select_ln103_8 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_8_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_8"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.7:4  %mul_ln104_8 = mul nsw i32 %A_load, %B_8_load

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="419" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.7:5  %temp_sum_8 = add nsw i32 %select_ln103_8, %mul_ln104_8

]]></Node>
<StgValue><ssdm name="temp_sum_8"/></StgValue>
</operation>

<operation id="420" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.7:6  store i32 %temp_sum_8, i32* %temp_sum_8_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="421" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.8:0  %temp_sum_9_1_load = load i32* %temp_sum_9_1

]]></Node>
<StgValue><ssdm name="temp_sum_9_1_load"/></StgValue>
</operation>

<operation id="422" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.8:1  %select_ln103_9 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_9_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_9"/></StgValue>
</operation>

<operation id="423" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.8:4  %mul_ln104_9 = mul nsw i32 %A_load, %B_9_load

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="424" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.8:5  %temp_sum_9 = add nsw i32 %select_ln103_9, %mul_ln104_9

]]></Node>
<StgValue><ssdm name="temp_sum_9"/></StgValue>
</operation>

<operation id="425" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.8:6  store i32 %temp_sum_9, i32* %temp_sum_9_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="426" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.9:0  %temp_sum_10_1_load = load i32* %temp_sum_10_1

]]></Node>
<StgValue><ssdm name="temp_sum_10_1_load"/></StgValue>
</operation>

<operation id="427" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.9:1  %select_ln103_10 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_10_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_10"/></StgValue>
</operation>

<operation id="428" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.9:4  %mul_ln104_10 = mul nsw i32 %A_load, %B_10_load

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="429" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.9:5  %temp_sum_10 = add nsw i32 %select_ln103_10, %mul_ln104_10

]]></Node>
<StgValue><ssdm name="temp_sum_10"/></StgValue>
</operation>

<operation id="430" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.9:6  store i32 %temp_sum_10, i32* %temp_sum_10_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="431" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.10:0  %temp_sum_11_1_load = load i32* %temp_sum_11_1

]]></Node>
<StgValue><ssdm name="temp_sum_11_1_load"/></StgValue>
</operation>

<operation id="432" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.10:1  %select_ln103_11 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_11_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_11"/></StgValue>
</operation>

<operation id="433" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.10:4  %mul_ln104_11 = mul nsw i32 %A_load, %B_11_load

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="434" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.10:5  %temp_sum_11 = add nsw i32 %select_ln103_11, %mul_ln104_11

]]></Node>
<StgValue><ssdm name="temp_sum_11"/></StgValue>
</operation>

<operation id="435" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.10:6  store i32 %temp_sum_11, i32* %temp_sum_11_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="436" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.11:0  %temp_sum_12_1_load = load i32* %temp_sum_12_1

]]></Node>
<StgValue><ssdm name="temp_sum_12_1_load"/></StgValue>
</operation>

<operation id="437" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.11:1  %select_ln103_12 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_12_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_12"/></StgValue>
</operation>

<operation id="438" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.11:4  %mul_ln104_12 = mul nsw i32 %A_load, %B_12_load

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="439" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.11:5  %temp_sum_12 = add nsw i32 %select_ln103_12, %mul_ln104_12

]]></Node>
<StgValue><ssdm name="temp_sum_12"/></StgValue>
</operation>

<operation id="440" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.11:6  store i32 %temp_sum_12, i32* %temp_sum_12_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="441" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.12:0  %temp_sum_13_1_load = load i32* %temp_sum_13_1

]]></Node>
<StgValue><ssdm name="temp_sum_13_1_load"/></StgValue>
</operation>

<operation id="442" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.12:1  %select_ln103_13 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_13_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_13"/></StgValue>
</operation>

<operation id="443" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.12:4  %mul_ln104_13 = mul nsw i32 %A_load, %B_13_load

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.12:5  %temp_sum_13 = add nsw i32 %select_ln103_13, %mul_ln104_13

]]></Node>
<StgValue><ssdm name="temp_sum_13"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.12:6  store i32 %temp_sum_13, i32* %temp_sum_13_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.13:0  %temp_sum_14_1_load = load i32* %temp_sum_14_1

]]></Node>
<StgValue><ssdm name="temp_sum_14_1_load"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.13:1  %select_ln103_14 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_14_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_14"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.13:4  %mul_ln104_14 = mul nsw i32 %A_load, %B_14_load

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.13:5  %temp_sum_14 = add nsw i32 %select_ln103_14, %mul_ln104_14

]]></Node>
<StgValue><ssdm name="temp_sum_14"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.13:6  store i32 %temp_sum_14, i32* %temp_sum_14_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3.14:0  %temp_sum_15_1_load = load i32* %temp_sum_15_1

]]></Node>
<StgValue><ssdm name="temp_sum_15_1_load"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.14:1  %select_ln103_15 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_15_1_load

]]></Node>
<StgValue><ssdm name="select_ln103_15"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.14:4  %mul_ln104_15 = mul nsw i32 %A_load, %B_15_load

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.14:5  %temp_sum_15 = add nsw i32 %select_ln103_15, %mul_ln104_15

]]></Node>
<StgValue><ssdm name="temp_sum_15"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.14:6  store i32 %temp_sum_15, i32* %temp_sum_15_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="456" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arraypart2_begin:2  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @arraypart1_arraypart2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arraypart2_begin:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="31">
<![CDATA[
arraypart2_begin:7  %zext_ln94 = zext i31 %select_ln94_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arraypart2_begin:10  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arraypart2_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln99"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
arraypart2_begin:26  store i32 %temp_sum_0, i32* %temp_sum_0_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_0_addr = getelementptr [16 x i32]* %C_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_0, i32* %C_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.0

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_1_addr_1 = getelementptr [16 x i32]* %C_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_1_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_1, i32* %C_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.1

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_2_addr_1 = getelementptr [16 x i32]* %C_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_2_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_2, i32* %C_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.2

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="471" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_3_addr_1 = getelementptr [16 x i32]* %C_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_3_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_3, i32* %C_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.3

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_4_addr_1 = getelementptr [16 x i32]* %C_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_4_addr_1"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_4, i32* %C_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.4

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_5_addr_1 = getelementptr [16 x i32]* %C_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_5_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_5, i32* %C_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.5

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="480" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_6_addr_1 = getelementptr [16 x i32]* %C_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_6_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_6, i32* %C_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="482" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.6

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_7_addr_1 = getelementptr [16 x i32]* %C_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_7_addr_1"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_7, i32* %C_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.7

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_8_addr_1 = getelementptr [16 x i32]* %C_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_8_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_8, i32* %C_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.8

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_9_addr_1 = getelementptr [16 x i32]* %C_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_9_addr_1"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_9, i32* %C_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.9

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_10_addr_1 = getelementptr [16 x i32]* %C_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_10_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_10, i32* %C_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="494" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.10

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_11_addr_1 = getelementptr [16 x i32]* %C_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_11_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_11, i32* %C_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.11

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_12_addr_1 = getelementptr [16 x i32]* %C_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_12_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_12, i32* %C_12_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.12

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_13_addr_1 = getelementptr [16 x i32]* %C_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_13_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_13, i32* %C_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.13

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_14_addr_1 = getelementptr [16 x i32]* %C_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_14_addr_1"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_14, i32* %C_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3.14

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_15_addr_1 = getelementptr [16 x i32]* %C_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="C_15_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %temp_sum_15, i32* %C_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %arraypart2_end

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="510" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 %mul_ln70)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_req"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="512" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %itr5_0 = phi i31 [ %itr_2, %writeC ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="itr5_0"/></StgValue>
</operation>

<operation id="513" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %i6_0 = phi i32 [ %select_ln117, %writeC ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="514" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2  %j7_0 = phi i32 [ %j_2, %writeC ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j7_0"/></StgValue>
</operation>

<operation id="515" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="31">
<![CDATA[
.preheader:3  %zext_ln114 = zext i31 %itr5_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="516" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %icmp_ln114 = icmp slt i32 %zext_ln114, %mul_ln70

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="517" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:5  %itr_2 = add i31 %itr5_0, 1

]]></Node>
<StgValue><ssdm name="itr_2"/></StgValue>
</operation>

<operation id="518" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln114, label %writeC, label %19

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="519" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
writeC:4  %icmp_ln117 = icmp eq i32 %j7_0, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="520" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
writeC:5  %i_2 = add nsw i32 1, %i6_0

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="521" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeC:6  %select_ln117 = select i1 %icmp_ln117, i32 %i_2, i32 %i6_0

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="522" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
writeC:7  %select_ln117_1 = select i1 %icmp_ln117, i32 0, i32 %j7_0

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="523" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="32">
<![CDATA[
writeC:8  %sext_ln121 = sext i32 %select_ln117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="524" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="32">
<![CDATA[
writeC:9  %trunc_ln121 = trunc i32 %select_ln117_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="525" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:10  %C_0_addr_1 = getelementptr [16 x i32]* %C_0, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_0_addr_1"/></StgValue>
</operation>

<operation id="526" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="4">
<![CDATA[
writeC:11  %C_0_load = load i32* %C_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="527" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:12  %C_1_addr = getelementptr [16 x i32]* %C_1, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="528" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="4">
<![CDATA[
writeC:13  %C_1_load = load i32* %C_1_addr, align 4

]]></Node>
<StgValue><ssdm name="C_1_load"/></StgValue>
</operation>

<operation id="529" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:14  %C_2_addr = getelementptr [16 x i32]* %C_2, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="530" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
writeC:15  %C_2_load = load i32* %C_2_addr, align 4

]]></Node>
<StgValue><ssdm name="C_2_load"/></StgValue>
</operation>

<operation id="531" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:16  %C_3_addr = getelementptr [16 x i32]* %C_3, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="532" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="4">
<![CDATA[
writeC:17  %C_3_load = load i32* %C_3_addr, align 4

]]></Node>
<StgValue><ssdm name="C_3_load"/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:18  %C_4_addr = getelementptr [16 x i32]* %C_4, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="534" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="4">
<![CDATA[
writeC:19  %C_4_load = load i32* %C_4_addr, align 4

]]></Node>
<StgValue><ssdm name="C_4_load"/></StgValue>
</operation>

<operation id="535" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:20  %C_5_addr = getelementptr [16 x i32]* %C_5, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="536" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
writeC:21  %C_5_load = load i32* %C_5_addr, align 4

]]></Node>
<StgValue><ssdm name="C_5_load"/></StgValue>
</operation>

<operation id="537" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:22  %C_6_addr = getelementptr [16 x i32]* %C_6, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="538" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
writeC:23  %C_6_load = load i32* %C_6_addr, align 4

]]></Node>
<StgValue><ssdm name="C_6_load"/></StgValue>
</operation>

<operation id="539" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:24  %C_7_addr = getelementptr [16 x i32]* %C_7, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
writeC:25  %C_7_load = load i32* %C_7_addr, align 4

]]></Node>
<StgValue><ssdm name="C_7_load"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:26  %C_8_addr = getelementptr [16 x i32]* %C_8, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_8_addr"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
writeC:27  %C_8_load = load i32* %C_8_addr, align 4

]]></Node>
<StgValue><ssdm name="C_8_load"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:28  %C_9_addr = getelementptr [16 x i32]* %C_9, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_9_addr"/></StgValue>
</operation>

<operation id="544" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
writeC:29  %C_9_load = load i32* %C_9_addr, align 4

]]></Node>
<StgValue><ssdm name="C_9_load"/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:30  %C_10_addr = getelementptr [16 x i32]* %C_10, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_10_addr"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="4">
<![CDATA[
writeC:31  %C_10_load = load i32* %C_10_addr, align 4

]]></Node>
<StgValue><ssdm name="C_10_load"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:32  %C_11_addr = getelementptr [16 x i32]* %C_11, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_11_addr"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
writeC:33  %C_11_load = load i32* %C_11_addr, align 4

]]></Node>
<StgValue><ssdm name="C_11_load"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:34  %C_12_addr = getelementptr [16 x i32]* %C_12, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_12_addr"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
writeC:35  %C_12_load = load i32* %C_12_addr, align 4

]]></Node>
<StgValue><ssdm name="C_12_load"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:36  %C_13_addr = getelementptr [16 x i32]* %C_13, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_13_addr"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="4">
<![CDATA[
writeC:37  %C_13_load = load i32* %C_13_addr, align 4

]]></Node>
<StgValue><ssdm name="C_13_load"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:38  %C_14_addr = getelementptr [16 x i32]* %C_14, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_14_addr"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="4">
<![CDATA[
writeC:39  %C_14_load = load i32* %C_14_addr, align 4

]]></Node>
<StgValue><ssdm name="C_14_load"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeC:40  %C_15_addr = getelementptr [16 x i32]* %C_15, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="C_15_addr"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
writeC:41  %C_15_load = load i32* %C_15_addr, align 4

]]></Node>
<StgValue><ssdm name="C_15_load"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
writeC:45  %j_2 = add nsw i32 1, %select_ln117_1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="558" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="4">
<![CDATA[
writeC:11  %C_0_load = load i32* %C_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="4">
<![CDATA[
writeC:13  %C_1_load = load i32* %C_1_addr, align 4

]]></Node>
<StgValue><ssdm name="C_1_load"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
writeC:15  %C_2_load = load i32* %C_2_addr, align 4

]]></Node>
<StgValue><ssdm name="C_2_load"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="4">
<![CDATA[
writeC:17  %C_3_load = load i32* %C_3_addr, align 4

]]></Node>
<StgValue><ssdm name="C_3_load"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="4">
<![CDATA[
writeC:19  %C_4_load = load i32* %C_4_addr, align 4

]]></Node>
<StgValue><ssdm name="C_4_load"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
writeC:21  %C_5_load = load i32* %C_5_addr, align 4

]]></Node>
<StgValue><ssdm name="C_5_load"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
writeC:23  %C_6_load = load i32* %C_6_addr, align 4

]]></Node>
<StgValue><ssdm name="C_6_load"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
writeC:25  %C_7_load = load i32* %C_7_addr, align 4

]]></Node>
<StgValue><ssdm name="C_7_load"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
writeC:27  %C_8_load = load i32* %C_8_addr, align 4

]]></Node>
<StgValue><ssdm name="C_8_load"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
writeC:29  %C_9_load = load i32* %C_9_addr, align 4

]]></Node>
<StgValue><ssdm name="C_9_load"/></StgValue>
</operation>

<operation id="568" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="4">
<![CDATA[
writeC:31  %C_10_load = load i32* %C_10_addr, align 4

]]></Node>
<StgValue><ssdm name="C_10_load"/></StgValue>
</operation>

<operation id="569" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
writeC:33  %C_11_load = load i32* %C_11_addr, align 4

]]></Node>
<StgValue><ssdm name="C_11_load"/></StgValue>
</operation>

<operation id="570" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
writeC:35  %C_12_load = load i32* %C_12_addr, align 4

]]></Node>
<StgValue><ssdm name="C_12_load"/></StgValue>
</operation>

<operation id="571" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="4">
<![CDATA[
writeC:37  %C_13_load = load i32* %C_13_addr, align 4

]]></Node>
<StgValue><ssdm name="C_13_load"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="4">
<![CDATA[
writeC:39  %C_14_load = load i32* %C_14_addr, align 4

]]></Node>
<StgValue><ssdm name="C_14_load"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
writeC:41  %C_15_load = load i32* %C_15_addr, align 4

]]></Node>
<StgValue><ssdm name="C_15_load"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
writeC:42  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %C_0_load, i32 %C_1_load, i32 %C_2_load, i32 %C_3_load, i32 %C_4_load, i32 %C_5_load, i32 %C_6_load, i32 %C_7_load, i32 %C_8_load, i32 %C_9_load, i32 %C_10_load, i32 %C_11_load, i32 %C_12_load, i32 %C_13_load, i32 %C_14_load, i32 %C_15_load, i4 %trunc_ln121) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="575" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
writeC:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeC:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
writeC:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln115"/></StgValue>
</operation>

<operation id="578" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
writeC:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="579" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
writeC:43  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_4, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
writeC:44  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
writeC:46  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="582" st_id="41" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="583" st_id="42" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="584" st_id="43" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="585" st_id="44" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="586" st_id="45" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>

<operation id="587" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
