vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa8_1/when_else/demux_1x4_we.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa8_1/when_else/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa8_1/when_else/db/demux_1x4_we.cbx.xml
design_name = hard_block
design_name = demux_1x4_we
instance = comp, \o0~output\, o0~output, demux_1x4_we, 1
instance = comp, \o1~output\, o1~output, demux_1x4_we, 1
instance = comp, \o2~output\, o2~output, demux_1x4_we, 1
instance = comp, \o3~output\, o3~output, demux_1x4_we, 1
instance = comp, \a~input\, a~input, demux_1x4_we, 1
instance = comp, \s1~input\, s1~input, demux_1x4_we, 1
instance = comp, \s0~input\, s0~input, demux_1x4_we, 1
instance = comp, \o0~0\, o0~0, demux_1x4_we, 1
instance = comp, \o1~0\, o1~0, demux_1x4_we, 1
instance = comp, \o2~0\, o2~0, demux_1x4_we, 1
instance = comp, \o3~0\, o3~0, demux_1x4_we, 1
