{"Source Block": ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@58:68@HdlIdDef", "   input  [8:0] burst_col;\n   input  burst;\n   \n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [15:0] data_out_reg;\n   \n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@61:71", "   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [15:0] data_out_reg;\n   \n   output [15:0] data_out;    assign data_out       = data_out_reg;\n\n   reg data_out_ready_reg;\n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@57:67", "   input  [15:0] cmd_data_in;\n   input  [8:0] burst_col;\n   input  burst;\n   \n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [15:0] data_out_reg;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@63:73", "   //--!! Check the pinout report to be sure      !!\n   //--!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n   //-----------------------------------------------\n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [31:0] data_out_reg;\n   //synthesis attribute IOB of iob_command is \"TRUE\" \n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@65:75", "   //-----------------------------------------------\n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [31:0] data_out_reg;\n   //synthesis attribute IOB of iob_command is \"TRUE\" \n   //synthesis attribute IOB of iob_address is \"TRUE\" \n   //synthesis attribute IOB of iob_data    is \"TRUE\" \n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@60:70", "   \n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [15:0] data_out_reg;\n   \n   output [15:0] data_out;    assign data_out       = data_out_reg;\n\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@61:71", "   //--!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n   //--!! Ensure that all outputs are registered. !!\n   //--!! Check the pinout report to be sure      !!\n   //--!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n   //-----------------------------------------------\n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@56:66", "   input  [1:0]  cmd_byte_enable;\n   input  [15:0] cmd_data_in;\n   input  [8:0] burst_col;\n   input  burst;\n   \n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@62:72", "   //--!! Ensure that all outputs are registered. !!\n   //--!! Check the pinout report to be sure      !!\n   //--!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n   //-----------------------------------------------\n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [31:0] data_out_reg;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@67:77", "   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [31:0] data_out_reg;\n   //synthesis attribute IOB of iob_command is \"TRUE\" \n   //synthesis attribute IOB of iob_address is \"TRUE\" \n   //synthesis attribute IOB of iob_data    is \"TRUE\" \n   //synthesis attribute IOB of iob_dqm     is \"TRUE\" \n   //synthesis attribute IOB of iob_cke     is \"TRUE\" \n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@64:74", "   //--!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n   //-----------------------------------------------\n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [31:0] data_out_reg;\n   //synthesis attribute IOB of iob_command is \"TRUE\" \n   //synthesis attribute IOB of iob_address is \"TRUE\" \n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@59:69", "   input  burst;\n   \n   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [15:0] data_out_reg;\n   \n   output [15:0] data_out;    assign data_out       = data_out_reg;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@66:76", "   reg [3:0]  iob_command  = CMD_NOP;\n   reg [12:0] iob_address  = 13'b0000000000000;\n   reg [15:0] iob_data     = 16'b0000000000000000;\n   reg [1:0]  iob_dqm      = 2'b00;\n   reg iob_cke             = 1'b0;\n   reg [1:0]  iob_bank     = 2'b00;\n   reg [31:0] data_out_reg;\n   //synthesis attribute IOB of iob_command is \"TRUE\" \n   //synthesis attribute IOB of iob_address is \"TRUE\" \n   //synthesis attribute IOB of iob_data    is \"TRUE\" \n   //synthesis attribute IOB of iob_dqm     is \"TRUE\" \n"]], "Diff Content": {"Delete": [], "Add": [[63, "   reg [15:0] iob_data_next= 16'b0000000000000000;\n"]]}}