

================================================================
== Vitis HLS Report for 'Radix2wDPM'
================================================================
* Date:           Thu Dec 26 19:54:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1   |        ?|        ?|         ?|          -|          -|    82|        no|
        | + VITIS_LOOP_18_2  |        3|        3|         1|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 70 65 64 59 61 
59 --> 60 
60 --> 63 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 4 
65 --> 66 68 
66 --> 67 
67 --> 64 
68 --> 69 
69 --> 64 
70 --> 71 73 
71 --> 72 
72 --> 64 
73 --> 74 
74 --> 64 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 75 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%P9 = alloca i32 1"   --->   Operation 76 'alloca' 'P9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 77 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%n_loc = alloca i64 1"   --->   Operation 78 'alloca' 'n_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 79 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %P, i332 0" [dpm.cpp:13]   --->   Operation 80 'write' 'write_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%S_read = read i332 @_ssdm_op_Read.ap_auto.i332P0A, i332 %S" [dpm.cpp:132]   --->   Operation 81 'read' 'S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_x_V_4 = trunc i332 %S_read" [dpm.cpp:135]   --->   Operation 82 'trunc' 'temp_x_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_y_V_5 = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %S_read, i32 166, i32 331" [dpm.cpp:135]   --->   Operation 83 'partselect' 'temp_y_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.03ns)   --->   "%ret = xor i166 %temp_y_V_5, i166 %temp_x_V_4"   --->   Operation 84 'xor' 'ret' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.94ns)   --->   "%store_ln17 = store i329 0, i329 %P9" [dpm.cpp:17]   --->   Operation 85 'store' 'store_ln17' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln17 = store i8 81, i8 %i" [dpm.cpp:17]   --->   Operation 86 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%R_read = read i332 @_ssdm_op_Read.ap_auto.i332P0A, i332 %R" [dpm.cpp:131]   --->   Operation 87 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%temp_x_V = trunc i332 %R_read" [dpm.cpp:131]   --->   Operation 88 'trunc' 'temp_x_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%temp_y_V = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %R_read, i32 166, i32 331" [dpm.cpp:131]   --->   Operation 89 'partselect' 'temp_y_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (7.30ns)   --->   "%call_ret = call i332 @point_add.1, i166 %temp_x_V, i166 %temp_y_V, i332 %S_read" [dpm.cpp:132]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [2/2] (7.30ns)   --->   "%call_ret5 = call i332 @point_add.1, i166 %temp_x_V_4, i166 %ret, i332 %R_read" [dpm.cpp:147]   --->   Operation 91 'call' 'call_ret5' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 92 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i166 %k1"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i166 %k1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i166 %k2"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i166 %k2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i332 %R"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %R, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i332 %S"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %S, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i332 %P"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %P, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Val2_22 = read i166 @_ssdm_op_Read.ap_auto.i166P0A, i166 %k1"   --->   Operation 103 'read' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_21 = shl i166 %p_Val2_22, i166 1"   --->   Operation 104 'shl' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_23 = read i166 @_ssdm_op_Read.ap_auto.i166P0A, i166 %k2"   --->   Operation 105 'read' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (2.98ns)   --->   "%call_ret = call i332 @point_add.1, i166 %temp_x_V, i166 %temp_y_V, i332 %S_read" [dpm.cpp:132]   --->   Operation 106 'call' 'call_ret' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node M_x_V_1)   --->   "%M_x_V_3 = extractvalue i332 %call_ret" [dpm.cpp:132]   --->   Operation 107 'extractvalue' 'M_x_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node M_y_V_1)   --->   "%M_y_V_3 = extractvalue i332 %call_ret" [dpm.cpp:132]   --->   Operation 108 'extractvalue' 'M_y_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (2.98ns)   --->   "%call_ret5 = call i332 @point_add.1, i166 %temp_x_V_4, i166 %ret, i332 %R_read" [dpm.cpp:147]   --->   Operation 109 'call' 'call_ret5' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node M_x_V_1)   --->   "%temp_x_V_5 = extractvalue i332 %call_ret5" [dpm.cpp:147]   --->   Operation 110 'extractvalue' 'temp_x_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node M_y_V_1)   --->   "%temp_y_V_6 = extractvalue i332 %call_ret5" [dpm.cpp:147]   --->   Operation 111 'extractvalue' 'temp_y_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_23, i32 5"   --->   Operation 112 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_23, i32 5"   --->   Operation 113 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%conv30_cast = zext i1 %tmp_25"   --->   Operation 114 'zext' 'conv30_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_22, i32 5"   --->   Operation 115 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_22, i32 5"   --->   Operation 116 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%conv33_cast = zext i1 %tmp_27"   --->   Operation 117 'zext' 'conv33_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.56ns)   --->   "%sub = sub i2 %conv30_cast, i2 %conv33_cast"   --->   Operation 118 'sub' 'sub' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.95ns)   --->   "%cmp34 = icmp_eq  i2 %sub, i2 1"   --->   Operation 119 'icmp' 'cmp34' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.27ns) (out node of the LUT)   --->   "%M_x_V_1 = select i1 %cmp34, i166 %temp_x_V_5, i166 %M_x_V_3" [dpm.cpp:25]   --->   Operation 120 'select' 'M_x_V_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.27ns) (out node of the LUT)   --->   "%M_y_V_1 = select i1 %cmp34, i166 %temp_y_V_6, i166 %M_y_V_3" [dpm.cpp:25]   --->   Operation 121 'select' 'M_y_V_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [dpm.cpp:17]   --->   Operation 122 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%i_32 = load i8 %i"   --->   Operation 123 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_32, i32 7" [dpm.cpp:17]   --->   Operation 124 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 82, i64 82, i64 82"   --->   Operation 125 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %tmp_28, void %.split3, void" [dpm.cpp:17]   --->   Operation 126 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dpm.cpp:17]   --->   Operation 127 'specloopname' 'specloopname_ln17' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%empty_211 = shl i8 %i_32, i8 1"   --->   Operation 128 'shl' 'empty_211' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln18 = br void" [dpm.cpp:18]   --->   Operation 129 'br' 'br_ln18' <Predicate = (!tmp_28)> <Delay = 1.58>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln114 = ret" [dpm.cpp:114]   --->   Operation 130 'ret' 'ret_ln114' <Predicate = (tmp_28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %.split3, i2 %j_5, void %.split"   --->   Operation 131 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %j" [dpm.cpp:18]   --->   Operation 132 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %j" [dpm.cpp:18]   --->   Operation 133 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp_eq  i2 %j, i2 3" [dpm.cpp:18]   --->   Operation 134 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%empty_212 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 135 'speclooptripcount' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.56ns)   --->   "%j_5 = add i2 %j, i2 1" [dpm.cpp:18]   --->   Operation 136 'add' 'j_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split, void %codeRepl" [dpm.cpp:18]   --->   Operation 137 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i3 %p_Val2_s"   --->   Operation 138 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [dpm.cpp:18]   --->   Operation 139 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln19 = add i8 %zext_ln18_1, i8 %empty_211" [dpm.cpp:19]   --->   Operation 140 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i8 %add_ln19"   --->   Operation 141 'zext' 'zext_ln819' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_21, i32 %zext_ln819"   --->   Operation 142 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln849 = zext i1 %p_Result_29"   --->   Operation 143 'zext' 'zext_ln849' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_28 = bitset i3 @_ssdm_op_BitSet.i3.i3.i32.i64, i3 %p_Val2_load_1, i32 %zext_ln18, i64 %zext_ln849"   --->   Operation 144 'bitset' 'p_Result_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln849 = store i3 %p_Result_28, i3 %p_Val2_s"   --->   Operation 145 'store' 'store_ln849' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%P9_load = load i329 %P9" [dpm.cpp:46]   --->   Operation 147 'load' 'P9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_load = load i3 %p_Val2_s" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 148 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i3 %p_Val2_load" [dpm.cpp:18]   --->   Operation 149 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i1 %trunc_ln18" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 150 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %p_Val2_load, i32 1" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 151 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i1 %tmp_29" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 152 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %p_Val2_load, i32 2" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 153 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_30, i1 0" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 154 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.56ns)   --->   "%sub_ln119 = sub i2 %zext_ln119, i2 %shl_ln" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 155 'sub' 'sub_ln119' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i2 %sub_ln119" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 156 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.56ns)   --->   "%add_ln119 = add i3 %sext_ln119, i3 %zext_ln119_1" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 157 'add' 'add_ln119' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [2/2] (1.58ns)   --->   "%call_ln119 = call void @Radix2wDPM_Pipeline_VITIS_LOOP_120_1, i3 %add_ln119, i16 %p_loc, i32 %n_loc" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 158 'call' 'call_ln119' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [2/2] (7.23ns)   --->   "%call_ret7 = call i332 @point_double.1, i329 %P9_load" [dpm.cpp:46]   --->   Operation 159 'call' 'call_ret7' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 160 [1/2] (3.40ns)   --->   "%call_ln119 = call void @Radix2wDPM_Pipeline_VITIS_LOOP_120_1, i3 %add_ln119, i16 %p_loc, i32 %n_loc" [dpm.cpp:119->dpm.cpp:22]   --->   Operation 160 'call' 'call_ln119' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [1/2] (2.62ns)   --->   "%call_ret7 = call i332 @point_double.1, i329 %P9_load" [dpm.cpp:46]   --->   Operation 161 'call' 'call_ret7' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i332 %call_ret7" [dpm.cpp:46]   --->   Operation 162 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %P, i332 %call_ret7" [dpm.cpp:46]   --->   Operation 163 'write' 'write_ln46' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%n_loc_load = load i32 %n_loc"   --->   Operation 164 'load' 'n_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [6/6] (6.28ns)   --->   "%y_assign = sitodp i32 %n_loc_load" [D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441]   --->   Operation 165 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 166 [5/6] (6.28ns)   --->   "%y_assign = sitodp i32 %n_loc_load" [D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441]   --->   Operation 166 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 167 [4/6] (6.28ns)   --->   "%y_assign = sitodp i32 %n_loc_load" [D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441]   --->   Operation 167 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 168 [3/6] (6.28ns)   --->   "%y_assign = sitodp i32 %n_loc_load" [D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441]   --->   Operation 168 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 169 [2/6] (6.28ns)   --->   "%y_assign = sitodp i32 %n_loc_load" [D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441]   --->   Operation 169 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 170 [1/6] (6.28ns)   --->   "%y_assign = sitodp i32 %n_loc_load" [D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441]   --->   Operation 170 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.21>
ST_14 : Operation 171 [35/35] (4.21ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 171 'call' 'tmp_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 172 [34/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 172 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 173 [33/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 173 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 174 [32/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 174 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 175 [31/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 175 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 176 [30/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 176 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 177 [29/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 177 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 178 [28/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 178 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 179 [27/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 179 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 180 [26/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 180 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 181 [25/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 181 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.23>
ST_25 : Operation 182 [24/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 182 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.23>
ST_26 : Operation 183 [23/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 183 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.23>
ST_27 : Operation 184 [22/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 184 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.23>
ST_28 : Operation 185 [21/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 185 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.23>
ST_29 : Operation 186 [20/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 186 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.23>
ST_30 : Operation 187 [19/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 187 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.23>
ST_31 : Operation 188 [18/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 188 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.23>
ST_32 : Operation 189 [17/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 189 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.23>
ST_33 : Operation 190 [16/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 190 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.23>
ST_34 : Operation 191 [15/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 191 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.23>
ST_35 : Operation 192 [14/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 192 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.23>
ST_36 : Operation 193 [13/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 193 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.23>
ST_37 : Operation 194 [12/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 194 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.23>
ST_38 : Operation 195 [11/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 195 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.23>
ST_39 : Operation 196 [10/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 196 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.23>
ST_40 : Operation 197 [9/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 197 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.23>
ST_41 : Operation 198 [8/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 198 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.23>
ST_42 : Operation 199 [7/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 199 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.23>
ST_43 : Operation 200 [1/1] (0.00ns)   --->   "%p_loc_load = load i16 %p_loc"   --->   Operation 200 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i16 %p_loc_load" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 201 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [6/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln124" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 202 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 203 [6/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 203 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.23>
ST_44 : Operation 204 [5/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln124" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 204 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 205 [5/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 205 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.23>
ST_45 : Operation 206 [4/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln124" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 206 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 207 [4/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 207 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.23>
ST_46 : Operation 208 [3/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln124" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 208 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 209 [3/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 209 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.23>
ST_47 : Operation 210 [2/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln124" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 210 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 211 [2/35] (7.23ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 211 'call' 'tmp_i' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 6.37>
ST_48 : Operation 212 [1/6] (6.28ns)   --->   "%conv_i = sitodp i32 %sext_ln124" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 212 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 213 [1/35] (6.37ns)   --->   "%tmp_i = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 213 'call' 'tmp_i' <Predicate = true> <Delay = 6.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 6.71>
ST_49 : Operation 214 [7/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 214 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.71>
ST_50 : Operation 215 [6/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 215 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.71>
ST_51 : Operation 216 [5/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 216 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.71>
ST_52 : Operation 217 [4/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 217 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.71>
ST_53 : Operation 218 [3/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 218 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.71>
ST_54 : Operation 219 [2/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 219 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.71>
ST_55 : Operation 220 [1/7] (6.71ns)   --->   "%dc = dmul i64 %conv_i, i64 %tmp_i" [dpm.cpp:124->dpm.cpp:22]   --->   Operation 220 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.94>
ST_56 : Operation 221 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 221 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 222 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 223 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i64 %data_V"   --->   Operation 224 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 225 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_39, i1 0"   --->   Operation 225 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 226 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_38" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 227 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 228 [1/1] (1.63ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 228 'add' 'add_ln513' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 229 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 229 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 230 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_38"   --->   Operation 230 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 231 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 232 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 232 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 233 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 234 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i121 %zext_ln15, i121 %zext_ln1340"   --->   Operation 235 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_20 = shl i121 %zext_ln15, i121 %zext_ln1340"   --->   Operation 236 'shl' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i121.i32, i121 %r_V, i32 53"   --->   Operation 237 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_36"   --->   Operation 238 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i121.i32.i32, i121 %r_V_20, i32 53, i32 68"   --->   Operation 239 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 240 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_s"   --->   Operation 240 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.31>
ST_57 : Operation 241 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 241 'sub' 'result_V_2' <Predicate = (p_Result_30)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 242 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_30, i16 %result_V_2, i16 %val" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 242 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 243 [1/1] (2.42ns)   --->   "%icmp_ln24 = icmp_eq  i16 %result_V, i16 1" [dpm.cpp:24]   --->   Operation 243 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 244 [1/1] (2.42ns)   --->   "%icmp_ln24_1 = icmp_eq  i16 %result_V, i16 2" [dpm.cpp:24]   --->   Operation 244 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 245 [1/1] (2.42ns)   --->   "%icmp_ln48 = icmp_eq  i16 %result_V, i16 0" [dpm.cpp:48]   --->   Operation 245 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.23>
ST_58 : Operation 246 [1/1] (0.97ns)   --->   "%or_ln24 = or i1 %icmp_ln24, i1 %icmp_ln24_1" [dpm.cpp:24]   --->   Operation 246 'or' 'or_ln24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 247 [1/1] (1.27ns)   --->   "%M_x_V = select i1 %or_ln24, i166 %M_x_V_1, i166 0" [dpm.cpp:24]   --->   Operation 247 'select' 'M_x_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i166 %M_x_V" [dpm.cpp:24]   --->   Operation 248 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 249 [1/1] (1.27ns)   --->   "%M_y_V = select i1 %or_ln24, i166 %M_y_V_1, i166 0" [dpm.cpp:24]   --->   Operation 249 'select' 'M_y_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i166 %M_y_V" [dpm.cpp:24]   --->   Operation 250 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void, void" [dpm.cpp:48]   --->   Operation 251 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln24, void, void" [dpm.cpp:80]   --->   Operation 252 'br' 'br_ln80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_58 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln24_1, void %.._crit_edge14_crit_edge, void" [dpm.cpp:104]   --->   Operation 253 'br' 'br_ln104' <Predicate = (!icmp_ln48 & !icmp_ln24)> <Delay = 0.00>
ST_58 : Operation 254 [1/1] (1.94ns)   --->   "%store_ln104 = store i329 %trunc_ln46, i329 %P9" [dpm.cpp:104]   --->   Operation 254 'store' 'store_ln104' <Predicate = (!icmp_ln48 & !icmp_ln24 & !icmp_ln24_1)> <Delay = 1.94>
ST_58 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln104 = br void %._crit_edge14" [dpm.cpp:104]   --->   Operation 255 'br' 'br_ln104' <Predicate = (!icmp_ln48 & !icmp_ln24 & !icmp_ln24_1)> <Delay = 0.00>
ST_58 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %p_Result_s, void, void" [dpm.cpp:105]   --->   Operation 256 'br' 'br_ln105' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_58 : Operation 257 [1/1] (1.03ns)   --->   "%ret_32 = xor i166 %M_y_V, i166 %M_x_V"   --->   Operation 257 'xor' 'ret_32' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1 & p_Result_s)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 258 [2/2] (7.23ns)   --->   "%call_ret2 = call i332 @point_double.1, i329 %trunc_ln46" [dpm.cpp:81]   --->   Operation 258 'call' 'call_ret2' <Predicate = (!icmp_ln48 & icmp_ln24)> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 259 [2/2] (7.23ns)   --->   "%call_ret8 = call i332 @point_double.1, i329 %trunc_ln46" [dpm.cpp:49]   --->   Operation 259 'call' 'call_ret8' <Predicate = (icmp_ln48)> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 260 [2/2] (7.30ns)   --->   "%call_ret10 = call i332 @point_add.2, i332 %call_ret7, i166 %M_x_V, i166 %M_y_V" [dpm.cpp:109]   --->   Operation 260 'call' 'call_ret10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 2.98>
ST_60 : Operation 261 [1/2] (2.98ns)   --->   "%call_ret10 = call i332 @point_add.2, i332 %call_ret7, i166 %M_x_V, i166 %M_y_V" [dpm.cpp:109]   --->   Operation 261 'call' 'call_ret10' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 262 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 61 <SV = 58> <Delay = 7.30>
ST_61 : Operation 263 [2/2] (7.30ns)   --->   "%call_ret6 = call i332 @point_add.2, i332 %call_ret7, i166 %M_x_V, i166 %ret_32" [dpm.cpp:107]   --->   Operation 263 'call' 'call_ret6' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 59> <Delay = 2.98>
ST_62 : Operation 264 [1/2] (2.98ns)   --->   "%call_ret6 = call i332 @point_add.2, i332 %call_ret7, i166 %M_x_V, i166 %ret_32" [dpm.cpp:107]   --->   Operation 264 'call' 'call_ret6' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 265 [1/1] (1.58ns)   --->   "%br_ln108 = br void" [dpm.cpp:108]   --->   Operation 265 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 63 <SV = 60> <Delay = 7.23>
ST_63 : Operation 266 [1/1] (0.00ns)   --->   "%storemerge_in_in = phi i332 %call_ret6, void, i332 %call_ret10, void" [dpm.cpp:107]   --->   Operation 266 'phi' 'storemerge_in_in' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 267 [1/1] (0.00ns)   --->   "%empty_213 = trunc i332 %storemerge_in_in" [dpm.cpp:107]   --->   Operation 267 'trunc' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 268 [2/2] (7.23ns)   --->   "%call_ret11 = call i332 @point_double.1, i329 %empty_213" [dpm.cpp:111]   --->   Operation 268 'call' 'call_ret11' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 61> <Delay = 4.57>
ST_64 : Operation 269 [1/2] (2.62ns)   --->   "%call_ret11 = call i332 @point_double.1, i329 %empty_213" [dpm.cpp:111]   --->   Operation 269 'call' 'call_ret11' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1)> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i332 %call_ret11" [dpm.cpp:111]   --->   Operation 270 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_64 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %P, i332 %call_ret11" [dpm.cpp:111]   --->   Operation 271 'write' 'write_ln111' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_64 : Operation 272 [1/1] (1.94ns)   --->   "%store_ln112 = store i329 %trunc_ln111, i329 %P9" [dpm.cpp:112]   --->   Operation 272 'store' 'store_ln112' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1)> <Delay = 1.94>
ST_64 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln112 = br void %._crit_edge14" [dpm.cpp:112]   --->   Operation 273 'br' 'br_ln112' <Predicate = (!icmp_ln48 & !icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_64 : Operation 274 [1/1] (0.00ns)   --->   "%storemerge154 = phi i332 %call_ret3, void, i332 %call_ret4, void" [dpm.cpp:84]   --->   Operation 274 'phi' 'storemerge154' <Predicate = (!icmp_ln48 & icmp_ln24)> <Delay = 0.00>
ST_64 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i332 %storemerge154" [dpm.cpp:86]   --->   Operation 275 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln48 & icmp_ln24)> <Delay = 0.00>
ST_64 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %P, i332 %storemerge154" [dpm.cpp:86]   --->   Operation 276 'write' 'write_ln86' <Predicate = (!icmp_ln48 & icmp_ln24)> <Delay = 0.00>
ST_64 : Operation 277 [1/1] (1.94ns)   --->   "%store_ln88 = store i329 %trunc_ln86, i329 %P9" [dpm.cpp:88]   --->   Operation 277 'store' 'store_ln88' <Predicate = (!icmp_ln48 & icmp_ln24)> <Delay = 1.94>
ST_64 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln88 = br void %._crit_edge14" [dpm.cpp:88]   --->   Operation 278 'br' 'br_ln88' <Predicate = (!icmp_ln48 & icmp_ln24)> <Delay = 0.00>
ST_64 : Operation 279 [1/1] (0.00ns)   --->   "%storemerge158 = phi i332 %call_ret9, void, i332 %call_ret1, void" [dpm.cpp:52]   --->   Operation 279 'phi' 'storemerge158' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i332 %storemerge158" [dpm.cpp:54]   --->   Operation 280 'trunc' 'trunc_ln54' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %P, i332 %storemerge158" [dpm.cpp:54]   --->   Operation 281 'write' 'write_ln54' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 282 [1/1] (1.94ns)   --->   "%store_ln56 = store i329 %trunc_ln54, i329 %P9" [dpm.cpp:56]   --->   Operation 282 'store' 'store_ln56' <Predicate = (icmp_ln48)> <Delay = 1.94>
ST_64 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln56 = br void %._crit_edge14" [dpm.cpp:56]   --->   Operation 283 'br' 'br_ln56' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 284 [1/1] (1.91ns)   --->   "%i_33 = add i8 %i_32, i8 255" [dpm.cpp:17]   --->   Operation 284 'add' 'i_33' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 285 [1/1] (1.58ns)   --->   "%store_ln17 = store i8 %i_33, i8 %i" [dpm.cpp:17]   --->   Operation 285 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_64 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 286 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 58> <Delay = 2.62>
ST_65 : Operation 287 [1/2] (2.62ns)   --->   "%call_ret2 = call i332 @point_double.1, i329 %trunc_ln46" [dpm.cpp:81]   --->   Operation 287 'call' 'call_ret2' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %p_Result_s, void, void" [dpm.cpp:82]   --->   Operation 288 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 289 [1/1] (1.03ns)   --->   "%ret_31 = xor i166 %M_y_V, i166 %M_x_V"   --->   Operation 289 'xor' 'ret_31' <Predicate = (p_Result_s)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 59> <Delay = 7.30>
ST_66 : Operation 290 [2/2] (7.30ns)   --->   "%call_ret4 = call i332 @point_add.2, i332 %call_ret2, i166 %M_x_V, i166 %M_y_V" [dpm.cpp:86]   --->   Operation 290 'call' 'call_ret4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 60> <Delay = 2.98>
ST_67 : Operation 291 [1/2] (2.98ns)   --->   "%call_ret4 = call i332 @point_add.2, i332 %call_ret2, i166 %M_x_V, i166 %M_y_V" [dpm.cpp:86]   --->   Operation 291 'call' 'call_ret4' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 292 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 68 <SV = 59> <Delay = 7.30>
ST_68 : Operation 293 [2/2] (7.30ns)   --->   "%call_ret3 = call i332 @point_add.2, i332 %call_ret2, i166 %M_x_V, i166 %ret_31" [dpm.cpp:84]   --->   Operation 293 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 60> <Delay = 2.98>
ST_69 : Operation 294 [1/2] (2.98ns)   --->   "%call_ret3 = call i332 @point_add.2, i332 %call_ret2, i166 %M_x_V, i166 %ret_31" [dpm.cpp:84]   --->   Operation 294 'call' 'call_ret3' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 295 [1/1] (1.58ns)   --->   "%br_ln85 = br void" [dpm.cpp:85]   --->   Operation 295 'br' 'br_ln85' <Predicate = true> <Delay = 1.58>

State 70 <SV = 58> <Delay = 2.62>
ST_70 : Operation 296 [1/2] (2.62ns)   --->   "%call_ret8 = call i332 @point_double.1, i329 %trunc_ln46" [dpm.cpp:49]   --->   Operation 296 'call' 'call_ret8' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %tmp, void, void" [dpm.cpp:50]   --->   Operation 297 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 298 [1/1] (0.97ns)   --->   "%ret_30 = xor i1 %trunc_ln24_1, i1 %trunc_ln24"   --->   Operation 298 'xor' 'ret_30' <Predicate = (tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 59> <Delay = 7.30>
ST_71 : Operation 299 [2/2] (7.30ns)   --->   "%call_ret1 = call i332 @point_add.2, i332 %call_ret8, i166 %M_x_V, i166 %M_y_V" [dpm.cpp:54]   --->   Operation 299 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 60> <Delay = 2.98>
ST_72 : Operation 300 [1/2] (2.98ns)   --->   "%call_ret1 = call i332 @point_add.2, i332 %call_ret8, i166 %M_x_V, i166 %M_y_V" [dpm.cpp:54]   --->   Operation 300 'call' 'call_ret1' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 301 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 301 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 73 <SV = 59> <Delay = 7.30>
ST_73 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1544 = zext i1 %ret_30"   --->   Operation 302 'zext' 'zext_ln1544' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 303 [2/2] (7.30ns)   --->   "%call_ret9 = call i332 @point_add.2, i332 %call_ret8, i166 %M_x_V, i166 %zext_ln1544" [dpm.cpp:52]   --->   Operation 303 'call' 'call_ret9' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 60> <Delay = 2.98>
ST_74 : Operation 304 [1/2] (2.98ns)   --->   "%call_ret9 = call i332 @point_add.2, i332 %call_ret8, i166 %M_x_V, i166 %zext_ln1544" [dpm.cpp:52]   --->   Operation 304 'call' 'call_ret9' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 305 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [dpm.cpp:53]   --->   Operation 305 'br' 'br_ln53' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	'alloca' operation ('P9') [10]  (0 ns)
	'store' operation ('store_ln17', dpm.cpp:17) of constant 0 on local variable 'P9' [52]  (1.95 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	wire read operation ('R_read', dpm.cpp:131) on port 'R' (dpm.cpp:131) [29]  (0 ns)
	'call' operation ('call_ret', dpm.cpp:132) to 'point_add.1' [33]  (7.3 ns)

 <State 3>: 4.26ns
The critical path consists of the following:
	'call' operation ('call_ret', dpm.cpp:132) to 'point_add.1' [33]  (2.98 ns)
	'select' operation ('M.x.V', dpm.cpp:25) [50]  (1.28 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', dpm.cpp:18) [65]  (1.59 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dpm.cpp:18) [65]  (0 ns)
	'add' operation ('add_ln19', dpm.cpp:19) [75]  (1.92 ns)

 <State 6>: 7.24ns
The critical path consists of the following:
	'load' operation ('P9_load', dpm.cpp:46) on local variable 'P9' [83]  (0 ns)
	'call' operation ('call_ret7', dpm.cpp:46) to 'point_double.1' [131]  (7.24 ns)

 <State 7>: 3.41ns
The critical path consists of the following:
	'call' operation ('call_ln119', dpm.cpp:119->dpm.cpp:22) to 'Radix2wDPM_Pipeline_VITIS_LOOP_120_1' [94]  (3.41 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'load' operation ('n_loc_load') on local variable 'n_loc' [96]  (0 ns)
	'sitodp' operation ('y', D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441) [99]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441) [99]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441) [99]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441) [99]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441) [99]  (6.28 ns)

 <State 13>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('y', D:/vitis/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:441) [99]  (6.28 ns)

 <State 14>: 4.21ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (4.21 ns)

 <State 15>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 16>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 17>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 18>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 19>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 20>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 21>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 22>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 23>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 24>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 25>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 26>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 27>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 28>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 29>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 30>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 31>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 32>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 33>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 34>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 35>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 36>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 37>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 38>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 39>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 40>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 41>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 42>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 43>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 44>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 45>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 46>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 47>: 7.23ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (7.23 ns)

 <State 48>: 6.37ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [100]  (6.37 ns)

 <State 49>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 50>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 51>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 52>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 53>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 54>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 55>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dpm.cpp:124->dpm.cpp:22) [101]  (6.72 ns)

 <State 56>: 6.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln1364') [111]  (1.64 ns)
	'select' operation ('ush') [113]  (0.697 ns)
	'lshr' operation ('r.V') [116]  (0 ns)
	'select' operation ('val') [121]  (4.61 ns)

 <State 57>: 5.31ns
The critical path consists of the following:
	'sub' operation ('result.V') [122]  (2.08 ns)
	'select' operation ('result.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [123]  (0.805 ns)
	'icmp' operation ('icmp_ln24', dpm.cpp:24) [124]  (2.43 ns)

 <State 58>: 7.24ns
The critical path consists of the following:
	'call' operation ('call_ret8', dpm.cpp:49) to 'point_double.1' [177]  (7.24 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret10', dpm.cpp:109) to 'point_add.2' [146]  (7.3 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'call' operation ('call_ret10', dpm.cpp:109) to 'point_add.2' [146]  (2.98 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret6', dpm.cpp:107) to 'point_add.2' [150]  (7.3 ns)

 <State 62>: 2.98ns
The critical path consists of the following:
	'call' operation ('call_ret6', dpm.cpp:107) to 'point_add.2' [150]  (2.98 ns)

 <State 63>: 7.24ns
The critical path consists of the following:
	'phi' operation ('storemerge_in_in', dpm.cpp:107) with incoming values : ('call_ret10', dpm.cpp:109) ('call_ret6', dpm.cpp:107) [153]  (0 ns)
	'call' operation ('call_ret11', dpm.cpp:111) to 'point_double.1' [155]  (7.24 ns)

 <State 64>: 4.57ns
The critical path consists of the following:
	'call' operation ('call_ret11', dpm.cpp:111) to 'point_double.1' [155]  (2.62 ns)
	'store' operation ('store_ln112', dpm.cpp:112) of variable 'trunc_ln111', dpm.cpp:111 on local variable 'P9' [158]  (1.95 ns)

 <State 65>: 2.62ns
The critical path consists of the following:
	'call' operation ('call_ret2', dpm.cpp:81) to 'point_double.1' [161]  (2.62 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret4', dpm.cpp:86) to 'point_add.2' [164]  (7.3 ns)

 <State 67>: 2.98ns
The critical path consists of the following:
	'call' operation ('call_ret4', dpm.cpp:86) to 'point_add.2' [164]  (2.98 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', dpm.cpp:84) to 'point_add.2' [168]  (7.3 ns)

 <State 69>: 2.98ns
The critical path consists of the following:
	'call' operation ('call_ret3', dpm.cpp:84) to 'point_add.2' [168]  (2.98 ns)

 <State 70>: 2.62ns
The critical path consists of the following:
	'call' operation ('call_ret8', dpm.cpp:49) to 'point_double.1' [177]  (2.62 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', dpm.cpp:54) to 'point_add.2' [180]  (7.3 ns)

 <State 72>: 2.98ns
The critical path consists of the following:
	'call' operation ('call_ret1', dpm.cpp:54) to 'point_add.2' [180]  (2.98 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret9', dpm.cpp:52) to 'point_add.2' [185]  (7.3 ns)

 <State 74>: 2.98ns
The critical path consists of the following:
	'call' operation ('call_ret9', dpm.cpp:52) to 'point_add.2' [185]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
