Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 19 14:05:11 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_eeprom_iic_timing_summary_routed.rpt -pb top_uart_eeprom_iic_timing_summary_routed.pb -rpx top_uart_eeprom_iic_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_eeprom_iic
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.884        0.000                      0                  912        0.121        0.000                      0                  912        9.500        0.000                       0                   488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            11.884        0.000                      0                  912        0.121        0.000                      0                  912        9.500        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 1.634ns (20.622%)  route 6.290ns (79.378%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.961    10.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I4_O)        0.261    10.987 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=6, routed)           0.807    11.794    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2_n_0
    SLICE_X111Y128       LUT2 (Prop_lut2_I0_O)        0.105    11.899 f  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3/O
                         net (fo=6, routed)           0.527    12.426    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3_n_0
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.105    12.531 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.438    12.969    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.558    24.699    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/C
                         clock pessimism              0.357    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X110Y128       FDCE (Setup_fdce_C_CE)      -0.168    24.853    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 1.634ns (20.622%)  route 6.290ns (79.378%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.961    10.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I4_O)        0.261    10.987 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=6, routed)           0.807    11.794    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2_n_0
    SLICE_X111Y128       LUT2 (Prop_lut2_I0_O)        0.105    11.899 f  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3/O
                         net (fo=6, routed)           0.527    12.426    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3_n_0
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.105    12.531 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.438    12.969    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.558    24.699    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]/C
                         clock pessimism              0.357    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X110Y128       FDCE (Setup_fdce_C_CE)      -0.168    24.853    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 1.634ns (20.622%)  route 6.290ns (79.378%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.961    10.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I4_O)        0.261    10.987 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=6, routed)           0.807    11.794    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2_n_0
    SLICE_X111Y128       LUT2 (Prop_lut2_I0_O)        0.105    11.899 f  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3/O
                         net (fo=6, routed)           0.527    12.426    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3_n_0
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.105    12.531 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.438    12.969    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.558    24.699    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]/C
                         clock pessimism              0.357    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X110Y128       FDCE (Setup_fdce_C_CE)      -0.168    24.853    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 1.634ns (20.622%)  route 6.290ns (79.378%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.961    10.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I4_O)        0.261    10.987 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=6, routed)           0.807    11.794    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2_n_0
    SLICE_X111Y128       LUT2 (Prop_lut2_I0_O)        0.105    11.899 f  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3/O
                         net (fo=6, routed)           0.527    12.426    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3_n_0
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.105    12.531 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.438    12.969    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.558    24.699    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]/C
                         clock pessimism              0.357    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X110Y128       FDCE (Setup_fdce_C_CE)      -0.168    24.853    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             12.027ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.634ns (21.000%)  route 6.147ns (79.000%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.961    10.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I4_O)        0.261    10.987 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=6, routed)           0.807    11.794    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2_n_0
    SLICE_X111Y128       LUT2 (Prop_lut2_I0_O)        0.105    11.899 f  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3/O
                         net (fo=6, routed)           0.527    12.426    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_3_n_0
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.105    12.531 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.295    12.826    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X111Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.558    24.699    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/C
                         clock pessimism              0.357    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X111Y128       FDCE (Setup_fdce_C_CE)      -0.168    24.853    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 12.027    

Slack (MET) :             12.403ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.634ns (22.075%)  route 5.768ns (77.925%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 24.696 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.825    10.589    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y125       LUT4 (Prop_lut4_I3_O)        0.261    10.850 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7/O
                         net (fo=2, routed)           0.498    11.349    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I4_O)        0.105    11.454 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6/O
                         net (fo=16, routed)          0.277    11.731    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6_n_0
    SLICE_X111Y127       LUT5 (Prop_lut5_I4_O)        0.105    11.836 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.612    12.447    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X111Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.555    24.696    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]/C
                         clock pessimism              0.357    25.053    
                         clock uncertainty           -0.035    25.018    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    24.850    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.850    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                 12.403    

Slack (MET) :             12.403ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.634ns (22.075%)  route 5.768ns (77.925%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 24.696 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.825    10.589    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y125       LUT4 (Prop_lut4_I3_O)        0.261    10.850 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7/O
                         net (fo=2, routed)           0.498    11.349    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I4_O)        0.105    11.454 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6/O
                         net (fo=16, routed)          0.277    11.731    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6_n_0
    SLICE_X111Y127       LUT5 (Prop_lut5_I4_O)        0.105    11.836 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.612    12.447    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X111Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.555    24.696    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[3]/C
                         clock pessimism              0.357    25.053    
                         clock uncertainty           -0.035    25.018    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    24.850    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.850    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                 12.403    

Slack (MET) :             12.403ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.634ns (22.075%)  route 5.768ns (77.925%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 24.696 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.825    10.589    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y125       LUT4 (Prop_lut4_I3_O)        0.261    10.850 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7/O
                         net (fo=2, routed)           0.498    11.349    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I4_O)        0.105    11.454 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6/O
                         net (fo=16, routed)          0.277    11.731    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6_n_0
    SLICE_X111Y127       LUT5 (Prop_lut5_I4_O)        0.105    11.836 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.612    12.447    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X110Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.555    24.696    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[7]/C
                         clock pessimism              0.357    25.053    
                         clock uncertainty           -0.035    25.018    
    SLICE_X110Y124       FDCE (Setup_fdce_C_CE)      -0.168    24.850    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.850    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                 12.403    

Slack (MET) :             12.431ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 1.634ns (22.065%)  route 5.772ns (77.935%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 24.696 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.825    10.589    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y125       LUT4 (Prop_lut4_I3_O)        0.261    10.850 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7/O
                         net (fo=2, routed)           0.498    11.349    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I4_O)        0.105    11.454 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6/O
                         net (fo=16, routed)          0.277    11.731    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6_n_0
    SLICE_X111Y127       LUT5 (Prop_lut5_I4_O)        0.105    11.836 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.615    12.451    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X112Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.555    24.696    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X112Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[0]/C
                         clock pessimism              0.357    25.053    
                         clock uncertainty           -0.035    25.018    
    SLICE_X112Y124       FDCE (Setup_fdce_C_CE)      -0.136    24.882    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.882    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                 12.431    

Slack (MET) :             12.431ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 1.634ns (22.065%)  route 5.772ns (77.935%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 24.696 - 20.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.658     5.045    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X103Y125       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.348     5.393 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[3]/Q
                         net (fo=36, routed)          2.013     7.407    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[3]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.239     7.646 r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6/O
                         net (fo=2, routed)           0.237     7.882    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_6_n_0
    SLICE_X106Y123       LUT5 (Prop_lut5_I1_O)        0.105     7.987 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=11, routed)          0.574     8.561    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.105     8.666 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=14, routed)          0.732     9.398    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.105     9.503 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.503    u3_eeprom_cntl/u1_iic_master_n_5
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.764 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=65, routed)          0.825    10.589    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X110Y125       LUT4 (Prop_lut4_I3_O)        0.261    10.850 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7/O
                         net (fo=2, routed)           0.498    11.349    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_7_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I4_O)        0.105    11.454 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6/O
                         net (fo=16, routed)          0.277    11.731    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_6_n_0
    SLICE_X111Y127       LUT5 (Prop_lut5_I4_O)        0.105    11.836 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.615    12.451    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X112Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.555    24.696    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X112Y124       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]/C
                         clock pessimism              0.357    25.053    
                         clock uncertainty           -0.035    25.018    
    SLICE_X112Y124       FDCE (Setup_fdce_C_CE)      -0.136    24.882    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.882    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                 12.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u2_uart_rx/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_valid_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.712     1.678    u2_uart_rx/CLK
    SLICE_X113Y117       FDCE                                         r  u2_uart_rx/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDCE (Prop_fdce_C_Q)         0.141     1.819 r  u2_uart_rx/valid_reg/Q
                         net (fo=1, routed)           0.055     1.875    uart_rx_valid
    SLICE_X113Y117       FDCE                                         r  uart_rx_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.986     2.200    sys_clk_IBUF_BUFG
    SLICE_X113Y117       FDCE                                         r  uart_rx_valid_reg_reg/C
                         clock pessimism             -0.522     1.678    
    SLICE_X113Y117       FDCE (Hold_fdce_C_D)         0.075     1.753    uart_rx_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/word_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/word_address_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.706     1.672    u3_eeprom_cntl/CLK
    SLICE_X113Y123       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     1.813 r  u3_eeprom_cntl/word_address_reg_reg[8]/Q
                         net (fo=2, routed)           0.110     1.924    u3_eeprom_cntl/p_1_in[0]
    SLICE_X113Y124       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u3_eeprom_cntl/CLK
    SLICE_X113Y124       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[0]/C
                         clock pessimism             -0.508     1.684    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.070     1.754    u3_eeprom_cntl/word_address_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u1_uart_tx/tx_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_uart_tx/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.121%)  route 0.118ns (38.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.677     1.643    u1_uart_tx/CLK
    SLICE_X105Y124       FDCE                                         r  u1_uart_tx/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDCE (Prop_fdce_C_Q)         0.141     1.784 r  u1_uart_tx/tx_en_reg/Q
                         net (fo=25, routed)          0.118     1.903    u1_uart_tx/uart_tx_busy
    SLICE_X104Y124       LUT6 (Prop_lut6_I0_O)        0.045     1.948 r  u1_uart_tx/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.948    u1_uart_tx/p_0_in[4]
    SLICE_X104Y124       FDCE                                         r  u1_uart_tx/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.949     2.163    u1_uart_tx/CLK
    SLICE_X104Y124       FDCE                                         r  u1_uart_tx/bit_cnt_reg[4]/C
                         clock pessimism             -0.507     1.656    
    SLICE_X104Y124       FDCE (Hold_fdce_C_D)         0.121     1.777    u1_uart_tx/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u2_uart_rx/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_uart_rx/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.708     1.674    u2_uart_rx/CLK
    SLICE_X111Y121       FDCE                                         r  u2_uart_rx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u2_uart_rx/data_reg[7]/Q
                         net (fo=2, routed)           0.110     1.926    u2_uart_rx/uart_rd_data[7]
    SLICE_X113Y122       FDCE                                         r  u2_uart_rx/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.981     2.195    u2_uart_rx/CLK
    SLICE_X113Y122       FDCE                                         r  u2_uart_rx/data_reg[6]/C
                         clock pessimism             -0.508     1.687    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.066     1.753    u2_uart_rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u2_uart_rx/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_uart_rx/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.708     1.674    u2_uart_rx/CLK
    SLICE_X113Y121       FDCE                                         r  u2_uart_rx/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u2_uart_rx/data_reg[5]/Q
                         net (fo=2, routed)           0.118     1.934    u2_uart_rx/uart_rd_data[5]
    SLICE_X113Y122       FDCE                                         r  u2_uart_rx/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.981     2.195    u2_uart_rx/CLK
    SLICE_X113Y122       FDCE                                         r  u2_uart_rx/data_reg[4]/C
                         clock pessimism             -0.508     1.687    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.070     1.757    u2_uart_rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/trans_byte_cnts_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/trans_byte_cnts_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.313%)  route 0.114ns (37.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.706     1.672    u3_eeprom_cntl/CLK
    SLICE_X111Y126       FDCE                                         r  u3_eeprom_cntl/trans_byte_cnts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.141     1.813 r  u3_eeprom_cntl/trans_byte_cnts_reg[0]/Q
                         net (fo=7, routed)           0.114     1.928    u3_eeprom_cntl/trans_byte_cnts[0]
    SLICE_X110Y126       LUT5 (Prop_lut5_I1_O)        0.048     1.976 r  u3_eeprom_cntl/trans_byte_cnts[3]_i_1/O
                         net (fo=1, routed)           0.000     1.976    u3_eeprom_cntl/trans_byte_cnts[3]_i_1_n_0
    SLICE_X110Y126       FDCE                                         r  u3_eeprom_cntl/trans_byte_cnts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.979     2.193    u3_eeprom_cntl/CLK
    SLICE_X110Y126       FDCE                                         r  u3_eeprom_cntl/trans_byte_cnts_reg[3]/C
                         clock pessimism             -0.508     1.685    
    SLICE_X110Y126       FDCE (Hold_fdce_C_D)         0.107     1.792    u3_eeprom_cntl/trans_byte_cnts_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u2_uart_rx/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_uart_rx/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.708     1.674    u2_uart_rx/CLK
    SLICE_X110Y121       FDCE                                         r  u2_uart_rx/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u2_uart_rx/data_reg[2]/Q
                         net (fo=2, routed)           0.126     1.941    u2_uart_rx/uart_rd_data[2]
    SLICE_X111Y121       FDCE                                         r  u2_uart_rx/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.982     2.196    u2_uart_rx/CLK
    SLICE_X111Y121       FDCE                                         r  u2_uart_rx/data_reg[1]/C
                         clock pessimism             -0.509     1.687    
    SLICE_X111Y121       FDCE (Hold_fdce_C_D)         0.070     1.757    u2_uart_rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/trans_byte_cnts_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/trans_byte_cnts_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.706     1.672    u3_eeprom_cntl/CLK
    SLICE_X111Y126       FDCE                                         r  u3_eeprom_cntl/trans_byte_cnts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.141     1.813 r  u3_eeprom_cntl/trans_byte_cnts_reg[0]/Q
                         net (fo=7, routed)           0.114     1.928    u3_eeprom_cntl/trans_byte_cnts[0]
    SLICE_X110Y126       LUT4 (Prop_lut4_I2_O)        0.045     1.973 r  u3_eeprom_cntl/trans_byte_cnts[2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    u3_eeprom_cntl/trans_byte_cnts[2]_i_1_n_0
    SLICE_X110Y126       FDCE                                         r  u3_eeprom_cntl/trans_byte_cnts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.979     2.193    u3_eeprom_cntl/CLK
    SLICE_X110Y126       FDCE                                         r  u3_eeprom_cntl/trans_byte_cnts_reg[2]/C
                         clock pessimism             -0.508     1.685    
    SLICE_X110Y126       FDCE (Hold_fdce_C_D)         0.091     1.776    u3_eeprom_cntl/trans_byte_cnts_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.111%)  route 0.118ns (38.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.708     1.674    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/Q
                         net (fo=8, routed)           0.118     1.934    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[0]
    SLICE_X111Y128       LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.979    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[2]_i_1_n_0
    SLICE_X111Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.982     2.196    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y128       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/C
                         clock pessimism             -0.509     1.687    
    SLICE_X111Y128       FDCE (Hold_fdce_C_D)         0.092     1.779    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.709     1.675    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y120       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDCE (Prop_fdce_C_Q)         0.141     1.816 r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]/Q
                         net (fo=2, routed)           0.121     1.938    u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[7]_1[2]
    SLICE_X111Y122       LUT6 (Prop_lut6_I3_O)        0.045     1.983 r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.983    u3_eeprom_cntl/u2_sync_fifo/ffft_reg[2]_i_1_n_0
    SLICE_X111Y122       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.981     2.195    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X111Y122       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[2]/C
                         clock pessimism             -0.508     1.687    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.091     1.778    u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X108Y123  FSM_sequential_fsm_c_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X106Y123  FSM_sequential_fsm_c_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y122  eeprom_word_address_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y122  eeprom_word_address_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y122  eeprom_word_address_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y123  eeprom_word_address_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y123  eeprom_word_address_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y123  eeprom_word_address_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y121  eeprom_word_address_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y114  u2_uart_rx/baud_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y115  u2_uart_rx/baud_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y115  u2_uart_rx/baud_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y113  u2_uart_rx/baud_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y113  u2_uart_rx/baud_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y115  u2_uart_rx/baud_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y115  u2_uart_rx/baud_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y115  u2_uart_rx/baud_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y114  u2_uart_rx/rx_en_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y113  u2_uart_rx/rx_reg1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y114  u3_eeprom_cntl/u2_sync_fifo/mem_reg[18][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y114  u3_eeprom_cntl/u2_sync_fifo/mem_reg[18][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y115  u3_eeprom_cntl/u2_sync_fifo/mem_reg[19][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y115  u3_eeprom_cntl/u2_sync_fifo/mem_reg[19][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X104Y114  u3_eeprom_cntl/u2_sync_fifo/mem_reg[23][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y114  u3_eeprom_cntl/u2_sync_fifo/mem_reg[18][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X104Y115  u3_eeprom_cntl/u2_sync_fifo/mem_reg[24][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X108Y123  FSM_sequential_fsm_c_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y123  FSM_sequential_fsm_c_s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y122  eeprom_word_address_reg_reg[10]/C



