

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Apr 12 00:07:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_TDL_fu_60  |fir_Pipeline_TDL  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fir_Pipeline_MAC_fu_66  |fir_Pipeline_MAC  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     2|       83|      183|    -|
|Memory               |        0|     -|       64|        6|    0|
|Multiplexer          |        -|     -|        -|      114|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      155|      303|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+----+-----+-----+
    |          Instance          |      Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------+------------------+---------+----+----+-----+-----+
    |grp_fir_Pipeline_MAC_fu_66  |fir_Pipeline_MAC  |        0|   2|  72|  124|    0|
    |grp_fir_Pipeline_TDL_fu_60  |fir_Pipeline_TDL  |        0|   0|  11|   59|    0|
    +----------------------------+------------------+---------+----+----+-----+-----+
    |Total                       |                  |        0|   2|  83|  183|    0|
    +----------------------------+------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |shift_reg_address0  |  20|          4|    4|         16|
    |shift_reg_ce0       |  20|          4|    1|          4|
    |shift_reg_ce1       |   9|          2|    1|          2|
    |shift_reg_d0        |  14|          3|   32|         96|
    |shift_reg_we0       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 114|         23|   40|        128|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  6|   0|    6|          0|
    |grp_fir_Pipeline_MAC_fu_66_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_60_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  8|   0|    8|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

