- 2's complement: reverse & +1
- BCD code (binary coded decimal): Rule to perform addition: (i) add 110 to the result if it is between 1010 and 1111 (9~15) (ii) add 110 to the result if there is a carry
- 

| ROM (read only memory):ä¸»è¦æ˜¯åªè¯»ï¼ˆéƒ¨åˆ†å¯æ”¹å†™ï¼Œå¦‚ Flash ROM)                                                                                                                                                                          | RAM (random access memory):å¯è¯»å¯å†™                                                                                                                                  |
| ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ | ---------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 1. ROM contains programs and information essential to operation of the computer.  <br> 2. for permanent data which cannot changed by the user<br>3. called as nonvolatile memory<br>4. Data does not lost when power off | 1. for temporary storage of programs that it is running<br>2. Data lost when power off<br>3. called as volatile memory <br>ï¼ˆ4. å±äºRead/Write Memory (R/W Memory)ï¼‰ |
| **Memory**                                                                                                                                                                                                               |                                                                                                                                                                  |

1. Address lines: Wires carry an address of a location being accessed. (unidirectional from external circuit from memory)
2. Data lines: Wires carry the data content being transferred between external circuit and memory (bidirectional)
3. Enable: a wire carries to a control signal to enable the memory chip. (unidirectional from external circuit to memory)
4. Read: a wire carries to a control signal to instruct the memory chip the operation is a read operation. (unidirectional from external circuit to memory)
5. Write: a wire carries to a control signal to instruct the memory chip the operation is a write operation. (unidirectional from external circuit to memory)

**Read a byte from a location**ï¼š
â€¢External circuit sets the address of the location to address lines
â€¢External circuit enables the chip enable
â€¢External circuit enables Read
â€¢The memory chip then puts the content of the selected location on D0-D7.
â€¢Now extern circuit can access the data from D0-D7
**Write a byte to a location**
â€¢External circuit sets the address of the location
â€¢External circuit enables the chip
â€¢External circuit puts the data on D0-D7
â€¢External circuit enables the Write line
â€¢The memory chip then saves incoming data on the corresponding location.

**Basic Computer Architecture**
-Computer: Perform a number of elementary computer operations (instructions) that manipulate information, called data.
-Instruction Set: The collection of all the instructions is called the instruction set of that computer.
-Program: Consists of a number of Instructions.
A digital computer may be divided into 3 different parts: The Central Processing Unit (CPU), The Memory, The Input/Output Devices (I/O)
**Computer**: Execute the programs by run the instructions one-by-one.
1.Load an instruction from memory to CPU.
2.Execute the instruction.
3.During the execution, the CPU may need to read or write the data from or to the memory.
**Input units**: Computer accepts information through input units, which read the data. (keyboard, mouse). Each input unit has some corresponding addresses.
**Memory**: Store programs and data. 
A program contain many instructions stored in memory. Each memory unit or location has an address.
Primary storage and secondary storage: Primary (IC chips in the computer) â€“ to hold data and programs which are currently used; Secondary (disk) â€“ to hold large amount of data or programs which are not currently used.
**Output units**: Counterpart of the input unit. Send processed results to the outside world. (monitor). Each output unit has some corresponding addresses.
**CPU (Central Processing Unit):** Inside a CPU, there are
â€¢ Arithmetic/logic unit (ALU): to perform the arithmetic and logic operation
â€¢ Control unit : coordinating the machineâ€™s activities
â€¢ Registers : to store temporary data
In modern computer systems, 
â€¢ CPU, memory, and a number of device controllers are connected to the system bus.
â€¢ I/O devices and the CPU can execute concurrently.
â€¢ Each device controller is for a particular device type.
â€¢ Each device controller has a local buffer (a small number of registers).
â€¢ CPU moves data from/to main memory to/from the local buffers.
â€¢ I/O transfer is between the device and local buffer of controller.
â€¢ Device controller can inform CPU that it has finished its operation. (by using interrupt)

**Bus**
â€¢ CPU is connected to memory and I/O through strips of wire called a bus.
â€¢ Buses are used to Communicate between the computer components. â€“ Data Bus â€“ Address Bus â€“ Control Bus
**The Operation of Bus**
â€¢ The CPU puts the address on the ***address bus***, and the decoding circuitry finds the device (decoding the address and then set a correct signal to the enable pin of the devices).
â€¢ The CPU uses the ***data bus*** either to get data from that device or to send data to it.
â€¢ The ***control buses*** are used to provide read or write signals.
â€¢ The address bus and data bus determine the capacity of a given CPU.

- CPU é€šè¿‡ åœ°å€æ€»çº¿ï¼ˆAddress Busï¼‰é€‰æ‹© RAM ä¸­çš„ç‰¹å®šå­˜å‚¨ä½ç½®ã€‚
- é€šè¿‡ æ•°æ®æ€»çº¿ï¼ˆData Busï¼‰åœ¨ RAM å’Œ CPU ä¹‹é—´ä¼ è¾“æ•°æ®ã€‚
- é€šè¿‡ æ§åˆ¶æ€»çº¿ï¼ˆControl Busï¼‰å‘é€è¯»/å†™ç­‰æ§åˆ¶ä¿¡å·ã€‚
  **Data Bus**
  â€¢ Size of data buses is larger, the better the CPU is. (better processing power + more expensive) Example: 8 bits (slow), 16 bits, 32 bits, 64 bit (fast). An 8-bit data bus can send 1 byte a time. â€¢ Data buses are bi-directional.
  **Address Bus**
  â€¢ Size of address buses is larger, the larger the number of devices and memory locations that can be addresses. â€“ Example: 8 bits (small), 16 bits, 32 bits, 64 bits (large). â€“ A 16-bit address bus can indicate 216=64K addressable memory locations. â€“ Regardless of the size of the data bus.
  â€¢ Address buses are unidirectional. (åªèƒ½ä» CPU ä¼ è¾“åˆ° memory(å†…å­˜) æˆ– I/O devices)
  â€¢ The number of address lines determines the number of locations with which a CPU can communicate.
  âœ… è¯»æ“ä½œï¼ˆLoadï¼‰ï¼š  ğŸ“¤ CPU å‘é€åœ°å€ â†’ å†…å­˜è¿”å›æ•°æ®
  âœ… å†™æ“ä½œï¼ˆStoreï¼‰ï¼š  ğŸ“¤ CPU å‘é€åœ°å€ + æ•°æ® â†’ å†…å­˜å­˜å‚¨æ•°æ®

**Example CPU Read a byte from memory (read instructions or data item):**
â€¢CPU puts the address (  ) of the location on address bus
â€¢The decoding circuit selects the chip
â€¢CPU sets the Read
â€¢The memory chip then puts the content (  ) of the selected location (  ) on the data bus..
â€¢CPU now can access the data.
â€¢And then, â€¦ â€¦
**Example CPU Write a byte to memory (write data item):**
â€¢ CPU puts the address of the location on address bus
â€¢ The decoding circuit (set the enable pin) selects the chip.
â€¢ CPU puts the data item one data bus.
â€¢ CPU sets the write signal.
â€¢ The memory chip then takes the data from the data bus and then saves it to the selected location (indicate by the address bus.
â€¢ And then â€¦, â€¦,
**Machine Clock:** 
â€¢ CPU performs the operations in the step-by-step manner.
â€¢ A CPU can be considered as a synchronic sequence logic circuit.
â€¢ Clock is used to synchronize work of the components on the machine.
â€¢ Clock Rate decides the performance of the computer.

**Inside CPU:**
â€¢ Accumulator and General Purpose Registers
â€“ Accumulator (WREG) (æ³¨ï¼šAccumulator (ç´¯åŠ å™¨ï¼‰ï¼Œåœ¨è®¸å¤šå¾®æ§åˆ¶å™¨ (å¦‚ PIC å¾®æ§åˆ¶å™¨) ä¸­è¢«ç§°ä¸º WREG (Working Registerï¼Œå·¥ä½œå¯„å­˜å™¨ï¼‰)
â€“ Registers
â€¢ Special-purpose registers
â€“ Program Counter (PC) 
â€“ Instruction Register (IR) 
â€“ Stack Pointer 
â€“ Status Word Register
â€“ In PIC18, there are Bank and File Select Registers 
***bank select register:*** select which data space in RAM is active 
***file select register:*** for indirect addressing.
â€¢ Stack Point permits â€œcontext switchingâ€ in interrupt service routines (ISR) and subroutines

**Accumulator (WREG):**
A register stores the results of arithmetic and logic operation.
**Data Registers and Address Registers:**
stores data (variables) or addresses (addresses of variables).
**Program Counter (PC):** (see P.106 in this chapter)
â€“ Store the address of the instruction to be executed in the next instruction cycles.
â€“ Update automatically after CPU fetchs an instruction.
â€“ PC is crucial for the control flow of a program and is responsible for ensuring that instructions are executed in the correct order.
**Instruction Register (IR):**
Store the instruction currently being executed or decoded
**Stack Pointer**
Help the implementation of a stack data structure.
**Status Word**
â€“ Contain several bits.
â€“ Each bit indicates the states of CPU.
â€“ For example, a Carry flag indicates if the last addition operation produces a carry or not.

**Stack:**
â€¢ Stackï¼ša section of RAM to store data items
â€¢ Stack register (stack pointer): point to the location of the top of the stack.
â€¢ Two operations on the stackï¼š
â€“ PUSHï¼šput an item onto the top of the stack
â€“ POPï¼šremove an item from the top of the stack

| Assembly Language                                                                                                                                                                                       | High-Level Languages (BASIC, C, C++...)                                                                                                                           |
| ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| machine instructions represented in mnemonics<br>â€¢ Has one-to-one correspondence with machine instructions<br>â€¢ Efficient in execution and use of memory; machine-specific and not easy to troubleshoot | Written in statements of spoken languages<br>â€¢ machine independent<br>â€¢ easy to write and troubleshoot<br>â€¢ requires large memory and less efficient in execution |

**The Machine Cycle**ï¼ˆ1/2ï¼‰
Every instruction in memory is executed by three
steps: ***Fetch -> Decode -> Execute***
â€¢ Each instruction has its micro-instruction ~~(or micro-operations). (A micro-operation is an elementary operation that can be performed in parallel during one clock pulse period.)~~
â€¢ The instruction decoder is to interpret the instruction fetched into the CPU.
**The Machine Cycle**ï¼ˆ2/2ï¼‰page.102 (a picture,cannot copy and paste)

---

# Chapter 1The PIC18 Microcontroller

**1. Harvard vs von Neumann Architecture**
| von Neumann | Harvard |
|--|--|
| uses the same address and data bus for code ROM space and data RAM space. | uses different address and data buses to access code ROM space and data RAM space. |
| is slow because ROM and RAM cannot be accessed simultaneously. | is easy for pipeline implementation and faster but expensive to implement and needs a lot of wires. |

**2. microprocessors and microcontrollers**
**General-purpose microprocessor:**
â€¢ CPU for Computers 
â€¢ No RAM, ROM, I/O, CPU on chip itself 
â€¢ Exampleï¼šIntelâ€™s x86, Motorolaâ€™s 680x0

**Microcontroller Unit (MCU) or micropcomputer unit:** 
An integrated electronic computing device that includes 3 major components on a single chip: Microprocessor (MPU), Memory, I/O (Input/Output) ports.

**Microcontroller:** 
â€¢ A smaller computer
â€¢ On-chip RAM, ROM, I/O ports...
â€¢ Exampleï¼šMotorolaâ€™s 6811, Intelâ€™s 8051, Zilogâ€™s Z8 and PIC 18

â€¢ Support Devices (peripheral) æ”¯æŒå¤–è®¾è®¾å¤‡: device attached to a computer like Timers (counting number of pulses), A/D converter (Analog to Digital), Serial I/O (for example keyboard to main board)
â€¢ All components connected by common communication lines called the system bus. æ‰€æœ‰çš„è¿™äº›å¤–è®¾è®¾å¤‡éƒ½é€šè¿‡å…¬å…±é€šä¿¡çº¿â€œç³»ç»Ÿæ€»çº¿â€äº’è”å¹¶ä¸å¾®æ§åˆ¶å™¨æ ¸å¿ƒ (CPU) é€šä¿¡ (â€œç³»ç»Ÿæ€»çº¿â€åŒ…å«åœ°å€æ€»çº¿ã€æ•°æ®æ€»çº¿ã€æ§åˆ¶æ€»çº¿ï¼Œç”¨æ¥åœ¨ CPU å’Œå¤–è®¾ä¹‹é—´ä¼ é€’æŒ‡ä»¤ã€æ•°æ®åŠæ§åˆ¶ä¿¡å·)
|Microprocessor å¾®å¤„ç†å™¨| Microcontroller å¾®æ§åˆ¶å™¨ |
|--|--|
| â€¢ CPU is stand-alone, RAM, ROM, I/O, timer are separate. <br>åªåŒ…å« CPU æˆ–æå°‘é‡ç¼“å­˜ï¼Œå¤–éƒ¨éœ€æ‰©å±• RAMã€ROMã€I/O ç­‰<br>â€¢ Designer can decide on the amount of ROM, RAM and I/O ports<br>å¤–è®¾å¯çµæ´»ç»„åˆ,å¯æ‰©å±•æ€§å¥½<br>â€¢ General-purpose<br>â€¢ Expensive | â€¢ CPU, RAM, ROM, I/O and timer are all on a single chip.<br>â€¢ Fix amount of on-chip ROM, RAM, I/O ports<br>â€¢ For applications in which cost, power and space are critical<br>â€¢ Single-purpose<br>â€¢ Cheap |

**3. Embedded System**
â€“ Operations managed behind the scenes by a microcontroller or microprocessor
â€“ Operation System is designed for the application, not general purpose
â€“ Example: fan, fax machine, photocopy machine, mouse
å³ï¼ŒåµŒå…¥å¼ç³»ç»Ÿæ˜¯ä¸€ç§åœ¨ç‰¹å®šè®¾å¤‡æˆ–ç¯å¢ƒä¸­â€œéšè—â€è¿è¡Œã€å…·æœ‰ä¸“ç”¨æ“ä½œç³»ç»Ÿæˆ–å›ºä»¶çš„å¾®æ§åˆ¶å™¨/å¾®å¤„ç†å™¨ç³»ç»Ÿï¼Œå¸¸è§äºå„ç±»æ—¥å¸¸å’Œå·¥ä¸šç”µå­äº§å“ä¸­ã€‚
â€¢ Embedded system means the processor is embedded into that application.
â€¢ An embedded product uses a microprocessor or microcontroller to do specified tasks only.
â€¢ In an embedded system, there is only one application software that is typically burned into ROM.
â€¢ Some embedded products using microcontrollers. Exampleï¼šprinter, keyboard, video game player, door opener, copier, ABS, fax machine, camera, cellular phone, keyless entry, microwave...

Processors in Embedded Systems: 
Choice for an embedded product: microcontroller:
1.cost down 2.embedded processor ï¼ microcontroller 3.In future, an entire computer on a chip 4.high-end embedded systems may use microprocessors
Three criteria in Choosing a Microcontroller:
1.meeting the computing needs of the task efficiently and cost effectively
â€¢ speed, the amount of ROM and RAM, the number of I/O ports and timers, size, packaging, power consumption â€¢ easy to upgrade â€¢ cost per unit
2.availability of software development tools â€¢ assemblers, debuggers, C compilers, emulator, simulator, technical support
3.wide availability and reliable sources of the microcontrollers.

### 4.Overview of PIC18

**Basic Data Format (8-bit) in PIC18**

1. Signed Integers: Seven bits (Bit6 to Bit0) represent the magnitude of a number.
   â€“ The eighth bit (Bit7) represents the sign of a number.
   â€“ Positive numbers: 00 to 7F (0 to 127) ; Negative numbers: 80 to FF (-1 to -128) (in 2â€™s complement)
2. American Standard Code for Information Interchange (ASCII)
   â€“ Seven-bit alphanumeric code with 128 combinations (00 to 7F)
   æ³¨ï¼šè™½ç„¶ ASCII æœ¬è´¨æ˜¯ 7 ä½ï¼Œä½†åœ¨ 8 ä½å¾®æ§åˆ¶å™¨å¦‚ PIC18 ä¸­é€šå¸¸ä¼šç”¨ä¸€ä¸ªå®Œæ•´çš„å­—èŠ‚ (8 ä½) æ¥å­˜å‚¨ï¼Œæœ€é«˜ä½ä¿æŒä¸º 0.
3. Unsigned Integers: All eight bits (Bit7 to Bit0) represent the magnitude: Range 00 to FF in Hex and 0 to 255 in decimal
4. Binary Coded Decimal Numbers (BCD)
   â€“ Example: 0010 0101 represents the binary coding of the decimal number 25 which is different in value from 25H.

**PIC18F Microcontroller Families**
PIC microcontrollers are designed using the Harvard Architecture which includes:
â€“ Microprocessor unit (MPU)
â€“ Program memory for instructions
â€“ Data memory for data
â€“ I/O ports
â€“ Support devices such as timers

| two set of buses                                   |                     |
| -------------------------------------------------- | ------------------- |
| program address-> (21-bit) <br>data   <-> (16-bit) | Program Memory (PM) |
| address -> (12-bit)<br>data    <-> (8-bit)         | Data Memory         |
| ç¨‹åºæ€»çº¿ï¼šç”¨æ¥ä»ç¨‹åºå­˜å‚¨å™¨ï¼ˆPMï¼‰ä¸­è¯»å–æŒ‡ä»¤ï¼ˆProgramï¼‰                    |                     |
| æ•°æ®æ€»çº¿ï¼šç”¨æ¥å¯¹æ•°æ®å­˜å‚¨å™¨ï¼ˆData Memoryï¼‰è¿›è¡Œè¯»å†™æ“ä½œ                   |                     |

**Microprocessor Unit**
Includes Arithmetic Logic Unit (ALU), Registers, and
Control Unit
â€¢ Arithmetic Logic Unit (ALU)
â€¢ Instruction decoder
â€¢ Status register that stores flags 5-bit
â€¢ WREG â€“ working register, 8-bit accumulator

â€¢ **Program Counter (PC)**
o 21-bit register
o Store the address of the instruction to be executed in the next instruction cycles.
o Update automatically after CPU fetchs an instruction.
o Responsible for ensuring that instructions are executed in the correct order.

â€¢ **Bank Select Register (BSR)**
4-bit register used in direct addressing the data memory
â€¢ **File Select Registers (FSRs)**
12-bit registers used as memory pointers in indirect addressing data memory
â€¢ **Control unit**
Provides timing and control signals to various Read and Write operations

**PIC18F - Address Buses:**
â€¢ Address bus
â€“ 21-bit address bus for [program memory addressing]
capacity: 2 MB of memory (because 2^21^)
â€“ 12-bit address bus for [data memory addressing] capacity: 4
KB of memory
**Data Bus and Control Signals:**
â€¢ Data bus
â€“ 16-bit instruction/data bus for [program memory]
â€“ 8-bit data bus for [data memory]
â€¢ Control signals
â€“ Read and Write

**PIC18F452/4520 Memory**
â€¢ Program Memory: 32 K
â€“ Address range: 000000 to 007FFFH (å‰©ä¸‹çš„: Unused Memory Space Read '00')
â€¢ Data Memory: 4 K
â€“ Address range: 000 to FFFH
â€¢ Data EEPROM
â€“ Not part of the data memory space
â€“ Addressed through special function registers

PIC18F452/4520 â€“ Data Memory with **Access Banks**

1. æ¯ä¸ª Bank éƒ½æ˜¯ä¸€æ®µç‹¬ç«‹çš„ RAM å­˜å‚¨åŒºåŸŸã€‚
   2. ä½¿ç”¨ BSRï¼ˆBank Select Registerï¼‰ æ¥åˆ‡æ¢ Bank:
      BSRï¼ˆé“¶è¡Œé€‰æ‹©å¯„å­˜å™¨ï¼‰å­˜å‚¨äº†å½“å‰è®¿é—®çš„ Bank ç¼–å·ï¼Œå¦‚æœè¦è®¿é—®ä¸åŒçš„ Bankï¼Œã€‚
2. åœ¨ PIC18 å¾®æ§åˆ¶å™¨é‡Œï¼ŒRAMï¼ˆå­˜å‚¨å™¨ï¼‰è¢«åˆ†æˆå¤šä¸ª Bankï¼ˆå­˜å‚¨å—ï¼‰ï¼Œæ¯ä¸ª Bank æœ‰å›ºå®šå¤§å°çš„åœ°å€ç©ºé—´ï¼Œä½†æ˜¯ CPU ä¸€æ¬¡åªèƒ½è®¿é—®å½“å‰é€‰ä¸­çš„ Bankã€‚
   å‡è®¾ä½ è¦è®¿é—®ä¸åŒ Bank é‡Œçš„å˜é‡ï¼Œæ¯æ¬¡éƒ½è¦å…ˆä¿®æ”¹ BSR çš„å€¼æ¥åˆ‡æ¢ Bankï¼Œå¦åˆ™ CPU ä¼šæ‰¾ä¸åˆ°æ­£ç¡®çš„æ•°æ®ã€‚è¿™ä¸ªåˆ‡æ¢è¿‡ç¨‹éœ€è¦é¢å¤–çš„æŒ‡ä»¤ï¼Œä¼šæ‹–æ…¢ç¨‹åºçš„è¿è¡Œé€Ÿåº¦ã€‚
   ä¸ºäº†å‡å°‘è¿™ç§åˆ‡æ¢ Bankçš„éº»çƒ¦ï¼ŒPIC18 æä¾›äº†ä¸€ä¸ªç‰¹æ®Šçš„åŒºåŸŸï¼Œå« Access Bankï¼Œè®©ç¨‹åºå¯ä»¥éšæ—¶è®¿é—®å…¶ä¸­çš„å˜é‡ï¼Œè€Œä¸éœ€è¦åˆ‡æ¢ Bankã€‚
   æƒ³è±¡ä¸€ä¸‹ï¼š
   â€¢æ™®é€š Bankå°±åƒå¤šå±‚æ–‡ä»¶æŸœï¼Œæ¯æ¬¡è¦æŸ¥æ‰¾ä¸åŒå±‚çš„æ–‡ä»¶æ—¶ï¼Œéƒ½å¾—å…ˆè°ƒæ•´æŠ½å±‰çš„ä½ç½®ï¼ˆåˆ‡æ¢ Bankï¼‰ã€‚
   â€¢Access Bankå°±åƒæ˜¯éšæ‰‹å¯æ‹¿çš„æ–‡ä»¶å¤¹ï¼Œæœ€å¸¸ç”¨çš„èµ„æ–™éƒ½æ”¾åœ¨è¿™é‡Œï¼Œéšæ—¶å¯ä»¥æ‹¿åˆ°ï¼Œä¸éœ€è¦è°ƒæ•´æŠ½å±‰ã€‚
3. Access Bank å¦‚ä½•å·¥ä½œï¼Ÿ
   åœ¨ PIC18 é‡Œï¼ŒAccess Bank  **å›ºå®š**åˆ†é…äº†ä¸€éƒ¨åˆ†å†…å­˜ï¼š
   â€¢å‰ 96 ä¸ªå­—èŠ‚  â†’  ç‰¹æ®ŠåŠŸèƒ½å¯„å­˜å™¨ï¼ˆSFRsï¼‰ï¼Œæ¯”å¦‚æ§åˆ¶ GPIOã€å®šæ—¶å™¨çš„å¯„å­˜å™¨ã€‚
   â€¢å 160 ä¸ªå­—èŠ‚  â†’  æ™®é€š RAM å˜é‡ï¼ˆGPRsï¼‰ï¼Œå¯ä»¥å­˜æ”¾ç¨‹åºé‡Œæœ€å¸¸ç”¨çš„æ•°æ®ã€‚
   åªè¦æŠŠå˜é‡æ”¾åˆ° Access Bank é‡Œï¼Œå°±å¯ä»¥ç›´æ¥è®¿é—®ï¼Œä¸éœ€è¦å…ˆåˆ‡æ¢ Bankã€‚

**PIC18F452 I/O Ports**
â€¢ Five I/O ports
â€“ Digital IO is the most fundamental mode of connecting a MCU to external world. The interface is done using what is called a PORT.
â€“ The IO ports can be programmed as input or output.
â€“ PORT A, B, C, D, E
â€“ Most I/O pins are multiplexed
â€“ Generally have eight I/O pins with a few exceptions
â€“ Addresses already assigned to these ports in the design stage
â€“ Each port is identified by its assigned SFR

**MCU Support Devices** (ç•¥ï¼‰page.36
**PIC18F Special Features** (ç•¥ï¼‰page.38
**PIC18F Instructions and Assembly Language:** 
â€¢ Has 77 instructions. Earlier PIC family of microcontrollers have either 33 or 35 instructions.
â€¢ In PIC18F instruction set, all instructions are 16-bit word length except four instructions that are 32-bit length.

**MOVLW**ï¼ˆMove Literal to WREGï¼‰ç”¨äºå°†å­—é¢å€¼ï¼ˆLiteralï¼‰åŠ è½½åˆ° WREGï¼ˆå·¥ä½œå¯„å­˜å™¨ï¼‰ã€‚
**MOVWF**ï¼ˆMove WREG to File Registerï¼‰çš„ä½œç”¨æ˜¯å°† WREGï¼ˆå·¥ä½œå¯„å­˜å™¨ï¼‰ä¸­çš„æ•°æ®å­˜å…¥æŒ‡å®šçš„æ–‡ä»¶å¯„å­˜å™¨ï¼ˆFï¼‰ã€‚
**TRIS:** TRISA/B/C/D/E are to control Input/Output of port
å¦‚ä½•è®¾ç½® TRIS: å†™ 1 â†’ å¯¹åº”PORTé…ç½®ä¸ºè¾“å…¥æ¨¡å¼ ; å†™ 0 â†’ å¯¹åº”PORTé…ç½®ä¸ºè¾“å‡ºæ¨¡å¼

```
example:
MOVLW 00    ; å°† W å¯„å­˜å™¨åŠ è½½ 0 //`00`è¢«å†™å…¥`TRISC`,æ„å‘³ç€ PORTC çš„æ‰€æœ‰ä½éƒ½è¢«è®¾ä¸ºè¾“å‡ºæ¨¡å¼
MOVWF TRISC,0   ; å°† W å¯„å­˜å™¨çš„å€¼ï¼ˆ00ï¼‰å†™å…¥ TRISCï¼Œè®¾ç½® PORTC ä¸ºè¾“å‡º
MOVLW 0x55    ; å°† 0x55 èµ‹å€¼ç»™ W  // 0x55 åœ¨äºŒè¿›åˆ¶ä¸­æ˜¯ `0101 0101`ï¼ˆäº¤æ›¿çš„ 0 å’Œ 1ï¼‰
MOVWF PORTC,0   ; å°† Wï¼ˆ0x55ï¼‰å†™å…¥ PORTCï¼Œç‚¹äº®äº¤æ›¿ LED // 0x55(0101 0101)å†™å…¥`PORTC`å: 0ä½:LEDäº®, 1ä½:LEDç­,...
```

---

# Chapter 2 The PIC18 Assembly Language Programming

> 2.1 Inside the PIC18
> 2.2 Simple PIC18 Program
> 2.3 Introduction to PIC18 Assembly Programming
> 2.4 Assembling and Running an PIC18 Program
> 2.5 The Program Counter and ROM Space in the PIC18
> 2.6 RISC Architecture in the PIC
> 2.7 PIC18 Flag Bits and the PSW Register
> 2.8 PIC18 Register Banks and Stack

Review: PIC18 Architecture
â€¢ Harvard Architecture which includes: 1.Microprocessor unit (MPU) 2.Program memory for instructions 3.Data memory for data 4.I/O ports 5.Support devices such as timers
Review: PIC18 Memory Organization
â€¢ Program Memory
â€“ 21-bit address bus
â€“ Address up to 2^21^=2M bytes of memory
â€“ Not all memory locations are implemented
â€“ 16-bit data bus
â€¢ Data Memory
â€“ 12-bit address bus (4k bytes memory space)
â€“ 8-bit data bus

**Banks in Data Memory**
â€¢ Divided into 16 banks.
â€¢ 256 bytes per bank
â€¢ Access (Default) Bank is a 256-byte bank consisting of:
â€“ 128 bytes of GPRs located at 00H to 7FH in the access bank, mapped from 000H to 07FH of the data memory
â€“ 128 bytes of SFRs located at 80H to FFH in the access bank, mapped from F80H to FFFH of the data memory
â€¢ A program that requires more than the amount of RAM provided in the access bank necessitates bank switching.
PIC18 uses the bank concept because in many instructions there are 8 bits to indicate the RAM address (12 bits address)

**General-purpose and Special-function registers:**
â€¢ Two types of registers: general-purpose (GPR) and special-function registers (SFR)
â€¢ GPRs provide storage for variables used in a program.
â€¢ SFRs are used to control the operation of the CPU and peripherals.
 1.The WREG register is involved in the execution of many instructions.
 2.The STATUS register contains the arithmetic status of the ALU
 3.TRISx

**Stack pointer**
Stack Pointeræ˜¯ 5 ä½ => 0~31=2^5^, however, if 0 0000 then empty, æ‰€ä»¥å®é™…åªæœ‰31 locations (31å±‚ç¢Ÿå­) , æ¯å±‚æ˜¯21 bits each (åœ°å€çš„é•¿åº¦)

**PIC18F Programming Model**
Divided into 2 groupsï¼š
â€¢ Arithmetic Logic Unit (ALU) and Registers
 â€“ From Microprocessor Unit (MPU)
â€¢ Special Function Registers (SFRs)
 â€“ From Data (File) Memory 
 **Registers**
1.Program Counter (***PC***) â€“ 21-bit register functions as a pointer to program memory during program execution
2. ***STATUS***: Flag Register â€“ 5 individual bits called flags
3. WREG (***W***): Working Register â€“ 8-bit Accumulator
4. Product Register â€“ 16-bit Product of 8-bit by 8-bit Multiply
5. Table Pointer (access program ROM) â€“ 21-bit register used as a memory pointer to copy bytes between program memory and data registers
6. Stack Pointer (***SP***) â€“ 5-bit register used to point to the stack
7. ***Stack*** â€“ 31 registers used for temporary storage of memory addresses during execution of a program
8. **BSR: Bank Select Register** 
â€¢ 4-bit Register 
â€¢ Provides upper 4-bits of 12-bit address of data memory
9. **FSR: File Select Registers** 
â€¢ FSR0, FSR1, and FSR2 
â€¢ FSR: composed of two 8-bit registers FSRH and FSRL
â€¢ Used as pointers for data registers
â€¢ Holds 12-bit address of data register
| ç›´æ¥å¯»å€ï¼ˆBanked or Accessï¼‰ | é—´æ¥å¯»å€ï¼ˆä½¿ç”¨ FSRï¼‰ |
|--|--|
| â€¢ å¦‚æœä½¿ç”¨ Access Bankï¼ˆa=0ï¼Œè®¿é—®â€œAccessâ€åŒºï¼‰ï¼Œåˆ™åªéœ€ 8 ä½åœ°å€å³å¯è®¿é—® Access Bank çš„ 256 å­—èŠ‚ã€‚<br>â€¢ å¦‚æœä½¿ç”¨ Banked æ¨¡å¼ (a=1)ï¼Œåˆ™éœ€è¦åœ¨æŒ‡ä»¤é‡ŒæŒ‡å®š 8 ä½åç§»ï¼ŒåŒæ—¶ç”± BSR æä¾› 4 ä½ Bank å·ï¼Œå…± 12 ä½æ¥è®¿é—®å…¨å±€çš„ä»»ä½• Bankã€‚ | â€¢ å…ˆæŠŠç›®æ ‡åœ°å€ï¼ˆ12 ä½ï¼‰å†™å…¥ FSRï¼Œç„¶åé€šè¿‡ `INDFx` (Indirect File Register) æ¥è®¿é—® FSR æ‰€æŒ‡å‘çš„å†…å­˜ä½ç½®ã€‚<br>â€¢ è¿™ç§æ–¹å¼ä¸å— BSR çš„é™åˆ¶ï¼Œå¯çµæ´»åœ°åœ¨ç¨‹åºä¸­ä¿®æ”¹ FSR ä»¥æŒ‡å‘ä»»æ„ Bank çš„ä»»æ„åœ°å€ã€‚ |

**Flags in Status Register**
â€¢ N (Negative Flag) â€“ Set when bit B7 is one as the result of an arithmetic/logic operation
â€¢ OV (Overflow Flag) â€“ Set when result of an operation of signed numbers goes beyond 7-bits
â€¢ Z (Zero Flag) â€“ Set when result of an operation is zero
â€¢ DC (Digit Carry Flag) (Half Carry) â€“ Set when carry generated from Bit3 to Bit4 in an arithmetic operation
â€¢ C (Carry Flag) â€“ Set when an addition generates a carry

**Special Function Registers (SFRs):** Data registers associated with I/O ports, support devices, and processes of data transfer
â€¢ I/O Ports (A to E) â€¢ Interrupts â€¢ EEPROM â€¢ Serial I/O â€¢ Timers â€¢ Capture/Compare/PWM (CCP) â€¢ Analog-to-Digital (A/D) Converter

Data Format Representation: Data can only be represented as **an 8-bit number** in PIC18
â€¢ Four ways to represent a byte: Hexadecimal (Default), Binary, Decimal, ASCII.
1.**Hexadecimal Numbers:** 4 ways to represent:
a) movlw 99 (Hex is the default representation)
b) movlw 99H or movlw 99h
c) movlw 0x99
d) movlw h â€˜99â€™
æ³¨: If a) or b) is used and the starting hex digit is A-F, the number must be perceded by a 0. â€“ e.g., *movlw C6 is invalid*. Must be movlw 0C6.
**Binary:** The only way to represent a binary number is to put a B (or b) in front: movlw B â€˜10011001â€™
**Decimal:** 2 ways to represent:
(a) Put a D (or d) in front: movlw D â€˜12â€™  (b) Use the â€œ.valueâ€ format: movlw .12
**ASCII character:** The only way to represent an ASCII character is to put a A (or a) in front: movlw A â€˜2â€™.
â€¢ The ASCII code 0x32 is used to represent the character â€˜2â€™. 0x32 is stored in WREG. å³, åœ¨ ASCII ä¸­ï¼Œå­—ç¬¦ '2' çš„ä»£ç æ˜¯ 0x32ã€‚å½“ä½ å°† '2' å­˜å…¥ WREG æ—¶ï¼Œå®é™…å­˜çš„æ˜¯ 0x32ã€‚è™½ç„¶ PIC ä¸ä¼šè‡ªåŠ¨æŠŠ 0x32 è¯†åˆ«ä¸º ASCIIï¼Œä½†å½“å®ƒç”¨äºæ˜¾ç¤ºã€å­—ç¬¦ä¸²å­˜å‚¨æˆ–ä¼ è¾“æ—¶ï¼Œå°±ä¼šæŒ‰ ASCII è§£é‡Šä¸º '2'ã€‚

**PIC18 Instruction Set:** 
â€¢ Includes 77 instructions: 73 one word (16-bit) long & 4 two words (32-bit) long
â€¢ Divided into seven groups: Move (Data Copy) and Load, Arithmetic, Logic, Program Redirection (Branch/Jump), Bit Manipulation, Table Read/Write, Machine Control

**The WREG register (accumulator)**
â€¢ One of many registers for arithmetic and logic operation.
â€¢  8-bit register => any data larger than 8 bits must be broken into 8-bits chunks before it is processed

**MOVLW** : Move 8-bit data into WREG => å°† 8 ä½çš„å­—é¢å€¼ (literal value) åŠ è½½åˆ° WREG å¯„å­˜å™¨ä¸­,è¶…è¿‡8 bitsä¸è¡Œ
**ADDLW** k; Add literal value k to WREG (k +WREG)  Eg: 
MOVLW 12H; => WREG: 0001 0010
ADDLW 16H; => WREG: 0010 1000

**The PIC File register (data memory)**
â€¢ 2 parts: General Purpose Register (GPR) and Special Function Register (SFR)
æ³¨ï¼šåœ¨ PIC ï¼Œâ€œFile Registerâ€ æŒ‡çš„å°±æ˜¯æ•´ä¸ª æ•°æ®å­˜å‚¨å™¨ (Data Memory) ç©ºé—´ï¼Œç”¨æ¥è¡¨ç¤ºå¯ç”±æŒ‡ä»¤ç›´æ¥æˆ–é—´æ¥è®¿é—®çš„æ‰€æœ‰å¯„å­˜å™¨åœ°å€èŒƒå›´ï¼ŒåŒ…æ‹¬ï¼š
â€¢ é€šç”¨å¯„å­˜å™¨ï¼ˆGPRï¼‰ï¼šå­˜æ”¾ç¨‹åºè¿è¡Œæ—¶çš„æ™®é€šæ•°æ®æˆ–å˜é‡/8-bit registers
â€¢ ç‰¹æ®ŠåŠŸèƒ½å¯„å­˜å™¨ï¼ˆSFRï¼‰ï¼šç”¨äºæ§åˆ¶å’Œé…ç½® MCU çš„å„ç§ç¡¬ä»¶åŠŸèƒ½used for control of the microcontroller or peripheral/dedicated to specific functions such as ALU status, timers, serial communication, I/O ports, ADC,â€¦/8-bit registers
(Their numbers varies from one chip to another)

**File Registers and bank in the PIC18**
â€¢ The PIC18 Family can have a maximum of 4096 Bytes for File Registers
â€¢ The File Registers has addresses of **000- FFFH** (2^12^)
â€¢ Divided into 16 **256-byte banks** (16 $\times$ 256=4096) : Divided into 2 equal discontinuous sections (each 128 Bytes).
 â€“ GP RAM, from 099H to 07FH
 â€“ SFR, from F80H to FFFH
â€¢ At a time only one of 16 banks is used. Bank switching is a method used to access all the banks. 
â€¢ There is one logical bank (access bank). `eg: MOVWF 0x20, ACCESS`
**Why we need the bank concept ?**
â€¢ In PIC18, there are 4096 file registers (4096 locations) => We need a 12 bits address to refer a register
â€¢ In PIC18, many instructions are with 2 bytes length only. One byte is usually for specifying the operation. Another byte is usually for specifying the data or the data address.
â€¢ We usually only have 8 bits to specify a location.
â€¢ With the bank concept, we use the mentioned 8 bits to refer a location in a bank. Another higher order 4 bits address is stored in bank selection register (BSR)

**Using instructions with the default access bank**
Instructions to access other locations in the file register for ALU and other operations. å³, è¿™äº›æŒ‡ä»¤å¯ä»¥åœ¨æ–‡ä»¶å¯„å­˜å™¨  (File Register) çš„ä¸åŒä½ç½®ä¹‹é—´è¿›è¡Œè¯»å†™ï¼Œç”¨äºæ‰§è¡Œç®—æœ¯é€»è¾‘è¿ç®— (ALUæ“ä½œ (Arithmetic Logic Unit))æˆ–å…¶ä»–ç›¸å…³æ“ä½œ

| Instruction                                                                                                                                   | function                                                                                                                       | assembly form                                                                                                        |
| --------------------------------------------------------------------------------------------------------------------------------------------- | ------------------------------------------------------------------------------------------------------------------------------ | -------------------------------------------------------------------------------------------------------------------- |
| MOVWF                                                                                                                                         | MOVE  WREG -> a locationï¼šå°† WREG çš„å†…å®¹å¤åˆ¶åˆ°æ–‡ä»¶å¯„å­˜å™¨ã€‚                                                                                   | ` MOVWF f, a`                                                                                                        |
| COMF                                                                                                                                          | å¯¹å¯„å­˜å™¨å†…å®¹å–åã€‚                                                                                                                      | `COMF f, d, a`                                                                                                       |
| DECF                                                                                                                                          | Decrement File, å¯„å­˜å™¨å†…å®¹å‡ 1ã€‚ä¸INCFç›¸å¯¹ã€‚                                                                                              | `DECF f, d, a`                                                                                                       |
| MOVF                                                                                                                                          | MOVE the content of a location to-> Wï¼šå°†File Reg Addressç§»åŠ¨åˆ° WREGã€‚                                                               | `MOVF f, d, a`<br>`MOVF 0x40, 0, 0; å°†åœ°å€ 0x40 çš„å†…å®¹è¯»å–åˆ° WREG`                                                            |
| MOVFF                                                                                                                                         | MOVE the content of a location to another locationï¼šåœ¨æ–‡ä»¶å¯„å­˜å™¨ä¹‹é—´ä¼ è¾“æ•°æ®ï¼ˆ4 bytes instructionï¼‰ã€‚Move File to Fileæ˜¯ä¸€ä¸ª 4 å­—èŠ‚æŒ‡ä»¤ï¼Œç”¨äºåœ¨RAMå†…éƒ¨ç§»åŠ¨æ•°æ®ã€‚ | `MOVFF src, dest`<br>`MOVFF PORTB, PORTC; å°† PORTB çš„å†…å®¹å¤åˆ¶åˆ° PORTC`<br>`MOVFF 0x100, 0x120; å°† 0x100 åœ°å€å¤„çš„æ•°æ®å¤åˆ¶åˆ° 0x120 åœ°å€å¤„` |
| æ³¨:  `f`ï¼šæ–‡ä»¶å¯„å­˜å™¨åœ°å€ã€‚                                                                                                                              |                                                                                                                                |                                                                                                                      |
| `d`ï¼š  `d=0` â†’ ç»“æœå†™å…¥ WREGï¼ˆcopies the content of fileReg (from I/O pin) to WREGï¼‰; `d=1` â†’ ç»“æœå†™å› `f` (æ–‡ä»¶å¯„å­˜å™¨çš„å†…å®¹ä¿æŒä¸å˜, ä½†å¯èƒ½will affect the status Reg) |                                                                                                                                |                                                                                                                      |
| `a`ï¼šè®¿é—®æ–¹å¼ï¼›`a=0` è®¿é—® Access Bankï¼Œ`a=1` ä½¿ç”¨ BSR é€‰æ‹©çš„ Bankï¼ˆæœ‰æ—¶ç”¨ `ACCESS` / `BANKED` å…³é”®å­—æ›¿ä»£ï¼‰                                                            |                                                                                                                                |                                                                                                                      |
| `src`ï¼šæºæ–‡ä»¶å¯„å­˜å™¨åœ°å€ï¼ˆå¯ä¸º 12 ä½åœ°å€ï¼‰ã€‚                                                                                                                    |                                                                                                                                |                                                                                                                      |
| `dest`ï¼šç›®çš„æ–‡ä»¶å¯„å­˜å™¨åœ°å€ï¼ˆå¯ä¸º 12 ä½åœ°å€ï¼‰ã€‚                                                                                                                  |                                                                                                                                |                                                                                                                      |

**ORG start-address**
Eg: ORG 0200H ;put the following codes start at location 200H
**EQU and SET Directives**
EQU ç­‰ä»·æŒ‡ä»¤ â€“ associates a constant number with an address label. Eg: 

```
COUNT equ 0x25; -> defined a label for a constant (defined a location/address in RAM)
...........
movlw COUNT;  WREG=0x25 (å°† 0x25 è½½å…¥ WREG)
```

SET å¯å˜æŒ‡ä»¤ â€“ identical to EQU, but value assigned by SET can be reassigned later. Eg:

```
COUNT set 0x00; COUNT å…ˆè®¾ä¸º 0x00ï¼Œ
...........
COUNT set 0x25; ç„¶ååˆè¢«ä¿®æ”¹ä¸º 0x25ï¼Œè¿™åœ¨ EQU ä¸­æ˜¯æ— æ³•åšåˆ°çš„ã€‚
```

**CBLOCK Directive**
`CBLOCK`ï¼ˆâ€œContiguous Blockâ€ï¼‰æ˜¯ä¸€ç§ç”¨æ¥**ä¸ºå˜é‡åˆ†é…è¿ç»­åœ°å€**ï¼ˆæˆ–æŒ‡å®šåœ°å€ï¼‰çš„æ±‡ç¼–æŒ‡ä»¤ã€‚å®ƒä¼šä»æŒ‡å®šçš„èµ·å§‹åœ°å€å¼€å§‹ï¼Œå°†åç»­åˆ—å‡ºçš„æ ‡ç­¾é€ä¸€åˆ†é…åˆ°è¿ç»­çš„å†…å­˜å•å…ƒä¸­ï¼Œç›´åˆ°é‡åˆ° `ENDC` ç»“æŸã€‚
ä¹Ÿå¯ä»¥åœ¨æ ‡ç­¾åé¢ç”¨ â€œ=`<åœ°å€/è¡¨è¾¾å¼>`â€ çš„æ–¹å¼äººä¸ºæŒ‡å®šæŸä¸ªæ ‡ç­¾çš„ç¡®åˆ‡åœ°å€ï¼Œä»è€Œåœ¨åœ°å€åˆ†é…ä¸­äº§ç”Ÿâ€œè·³è·ƒâ€ã€‚

```
CBLOCK 0x50
   test1, test2, test3, test4
ENDC
```

â€¢ å«ä¹‰ï¼šä»åœ°å€ `0x50` å¼€å§‹ï¼Œé¡ºæ¬¡åˆ†é…ç»™ `test1`ã€`test2`ã€`test3`ã€`test4`ã€‚
â€¢ æœ€ç»ˆç»“æœï¼š  `test1 = 0x50`  `test2 = 0x51`   `test3 = 0x52`  `test4 = 0x53`

**Instruction size of the PIC18:** 2-Byte or 4-Byte
â€¢ 2 å­—èŠ‚æŒ‡ä»¤ï¼šå¤§å¤šæ•°æ™®é€šæŒ‡ä»¤ï¼ˆå¦‚ `MOVWF`, `COMF`, `DECF`, `MOVF` ç­‰ï¼‰åªéœ€è¦ 16 ä½å°±èƒ½è¡¨è¾¾æ“ä½œç å’Œå°‘é‡åœ°å€/æ“ä½œæ•°
â€¢ 4 å­—èŠ‚æŒ‡ä»¤ï¼šå½“éœ€è¦æ›´å¤§åœ°å€å­—æ®µæˆ–åŒåœ°å€å­—æ®µï¼ˆå¦‚ MOVFF æºåœ°å€+ç›®çš„åœ°å€ï¼Œæˆ– GOTO/CALL çš„ç¨‹åºåœ°å€ï¼‰ï¼Œå°±ä¼šæ‰©å±•æˆ 4 å­—èŠ‚. Eg:

```
MOVFF fs, fd
; `fs`ï¼ˆSource File Registerï¼‰ï¼šæºå¯„å­˜å™¨åœ°å€ï¼ˆ12-bitï¼‰
; `fd`ï¼ˆDestination File Registerï¼‰ï¼šç›®æ ‡å¯„å­˜å™¨åœ°å€ï¼ˆ12-bitï¼‰
1100 ssss ssss ssss  ; 12-bit æºåœ°å€ (fs)
1111 dddd dddd dddd  ; 12-bit ç›®æ ‡åœ°å€ (fd)
```

```
GOTO k; `k` æ˜¯ 21-bit ç›®æ ‡åœ°å€
1110 1111 kâ‚‡ kkkk kkkkâ‚€  ; é«˜ 11 ä½ï¼ˆbit 20~10ï¼‰
1111 kâ‚â‚‰ kkkk kkkk kkkkâ‚ˆ  ; ä½ 10 ä½ï¼ˆbit 9~0ï¼‰
```

**PIC18 Microcontroller Stack**
â€¢ **Hardware Stack**  â€“ 31 registers â€“ 21-bits wide â€“ Not part of program memory or data registers
â€¢ Stack Pointer (STKPTR) â€“ 5-bit address
â€¢ Top of the Stack (TOS) â€“ Pointed to by the stack pointer 
â€“ Copied into 3 special function registers: TOSU (Upper), TOSH (High), and TOSL (Low)

æ³¨ï¼š**Hardware Stack** (ç¡¬ä»¶å †æ ˆ) ç”¨äºå­˜æ”¾**å­ç¨‹åºæˆ–ä¸­æ–­**è¿”å›åœ°å€ã€‚
**Stack Pointer Register**æ˜¯ä¸€ä¸ª**ä¸“é—¨çš„å¯„å­˜å™¨**ï¼Œç”¨æ¥è®°å½•å½“å‰å †æ ˆæŒ‡é’ˆä½ç½®ä»¥åŠæ˜¯å¦å‡ºç°å †æ ˆæº¢å‡ºï¼ˆOverflowï¼‰æˆ– å †æ ˆä¸‹æº¢ï¼ˆUnderflowï¼‰ç­‰å¼‚å¸¸ã€‚
1.**SP4:SP0**ï¼ˆä½ 4-0ï¼‰ï¼šè¿™ 5 ä½å…±åŒè¡¨ç¤ºå½“å‰çš„ç¡¬ä»¶å †æ ˆæŒ‡é’ˆï¼ˆStack Pointerï¼‰çš„ç´¢å¼•ï¼Œå¯å–å€¼ 0~31ï¼Œå› æ­¤ PIC18 çš„ç¡¬ä»¶å †æ ˆæœ€å¤šå¯å­˜æ”¾ 31 ä¸ªè¿”å›åœ°å€
2. **STKOFï¼ˆB7ï¼‰**ï¼šå½“å †æ ˆå·²æ»¡ï¼ˆå·²ç»ä½¿ç”¨äº† 31 ä¸ªå±‚çº§ï¼‰å´ä»å°è¯•æ‰§è¡Œ `CALL` æˆ–æ–°çš„ä¸­æ–­å‹æ ˆæ—¶ï¼Œå°±ä¼šè§¦å‘**Stack Overflow**ã€‚è¿™ä¸ªæ ‡å¿—ä½ä¼šè¢«ç¡¬ä»¶ç½® 1ï¼Œè¡¨ç¤ºæº¢å‡ºçŠ¶æ€ã€‚
3. **STKUNFï¼ˆB6ï¼‰**ï¼šå½“å †æ ˆå·²ç©ºï¼ˆSP4:SP0 = 0ï¼‰å´ä»å°è¯•æ‰§è¡Œ `RETURN` æˆ– `RETFIE` å¼¹æ ˆæ—¶ï¼Œå°±ä¼šè§¦å‘**Stack Underflow**ã€‚è¿™ä¸ªæ ‡å¿—ä½ä¼šè¢«ç¡¬ä»¶ç½® 1ï¼Œè¡¨ç¤ºä¸‹æº¢çŠ¶æ€ã€‚

`CALL` æŒ‡ä»¤ä¼šå°†â€œ**ä¸‹ä¸€æ¡**æŒ‡ä»¤çš„åœ°å€â€å‹å…¥å †æ ˆå¹¶ä½¿å †æ ˆæŒ‡é’ˆé€’å¢ (**æ³¨æ„æ˜¯CALLè¡Œçš„ä¸‹ä¸€æ¡**ï¼‰ï¼Œè€Œ
`RETURN` æŒ‡ä»¤åˆ™ä»å †æ ˆå¼¹å‡ºè¿”å›åœ°å€å¹¶ä½¿å †æ ˆæŒ‡é’ˆé€’å‡ã€‚
`GOTO` åˆ™ä¸ä½¿ç”¨å †æ ˆã€‚

---

## Chapter 3 Branch Loop, and IO Port

> 3.1 Loop and Jump Instructions
> 3.2 IO PORT
> 3.3 Time Delay Generation and Calculation

2 unconditional jumpsï¼š
**`GOTO`**ï¼ˆa 4-byte instructionï¼ŒLong Jumpï¼‰ï¼ˆadvantage: can goto anywhere you like; disadvantage: program size become largerï¼‰
**`BRA`**ï¼ˆa 2-byte instructionï¼ŒShort Jumpï¼‰

**Loop in PIC** : 2 ways to do looping
â€¢ Using DECFSZ instruction (fullname: Decrement File Register, Skip if Zero)
â€¢ Using BNZ\BZ instructions
**DECFSZ**ï¼šå‡ 1 åè‹¥ç»“æœä¸º 0ï¼Œå°±â€œè·³è¿‡â€ä¸‹ä¸€æ¡æŒ‡ä»¤ï¼›å…¸å‹ç”¨æ³•æ˜¯è®¡æ•°å¾ªç¯ã€‚eg:

```
Loop:
    DECFSZ   COUNTER, F   ; COUNTER = COUNTER - 1ï¼Œè‹¥ç»“æœä¸º0åˆ™è·³è¿‡ä¸‹ä¸€æ¡
    GOTO     Loop         ; å¦‚æœCOUNTER != 0ï¼Œå°±ç»§ç»­å¾ªç¯
    ; å¦‚æœCOUNTER == 0ï¼Œåˆ™è·³è¿‡GOTOï¼Œæ‰§è¡Œåç»­æŒ‡ä»¤
```

**BZ/BNZ/BNC**ï¼šä¾èµ– STATUS å¯„å­˜å™¨ä¸­çš„æ ‡å¿—ä½ï¼ˆZeroã€Carry ç­‰ï¼‰è¿›è¡Œåˆ†æ”¯è·³è½¬ã€‚
**BZ**ï¼šJump if previous result is 0ï¼ˆW=0ï¼‰
**BNZ**ï¼šJump if previous is not zeroï¼ˆW!=0ï¼‰
**BNC**ï¼šJump if no carryï¼ˆCY=0ï¼‰

**CALL and RCALL**
â€¢ CALL: 4 bytesï¼›Call a subroutine in anywhereï¼›format is similar to GOTO
â€¢ RCALL: 2 bytesï¼›Call a subroutine who address should be within Similar to
BRAï¼›Relative address

**Machine Cycle**ï¼šIn PIC18, 4 clock cycles=1 machine cycle (MCåœ¨æ—¶é—´ä¸Šæ˜¯4å€, åœ¨é¢‘ç‡ä¸Šæ˜¯1/4)

**Relative Address Calculation in conditional brances Instructions**
BNC N_1
åç§»é‡è®¡ç®—: (BNCæŒ‡ä»¤çš„ä¸‹ä¸€è¡Œåœ°å€ $-$ N_1è¡Œåœ°å€)/2ï¼ˆæ³¨æ„ï¼š16è¿›åˆ¶å’Œ10è¿›åˆ¶çš„é—®é¢˜ï¼‰
