# hades.models.Design file
#  
[name] ForwardingUnit
[components]
hades.models.rtlib.io.IpinVector ID_EX_RT 9600 18600 @N 1001 5 01111_B 1.0E-9 0
hades.models.rtlib.io.IpinVector ID_EX_RS 9600 6600 @N 1001 5 10000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector MEM_WB_RD 58200 3600 @N 1001 5 10000_B 1.0E-9 0
hades.models.io.Ipin MEM_WB_RegisterWrite 58200 600 @N 1001  U
hades.models.rtlib.io.IpinVector EX_MEM_REG_RD 9600 3000 @N 1001 5 10000_B 1.0E-9 0
hades.models.io.Vcc i9 94800 22200 @N 1001
hades.models.rtlib.io.OpinVector ForwardingB 114600 34200 @N 1001 2 1.0E-9 0
hades.models.rtlib.io.Constant i8 66000 -600 @N 1001 5 00000_B 1.0E-8
hades.models.rtlib.io.OpinVector ForwardingA 45000 31800 @N 1001 2 1.0E-9 0
hades.models.rtlib.compare.CompareNotEqual i7 65400 9000 @N 1001 5 1 1.0E-8
hades.models.rtlib.compare.CompareNotEqual i17 49200 9000 @N 1001 5 0 1.0E-8
hades.models.rtlib.compare.CompareEqual i6 55200 9000 @N 1001 5 X 1.0E-8
hades.models.gates.And6 i16 97200 34800 @N 1001 1.0E-8
hades.models.gates.And3 i5 33600 22200 @N 1001 1.0E-8
hades.models.gates.Nand3 i15 74400 22200 @N 1001 1.0E-8
hades.models.rtlib.compare.CompareEqual i4 15000 21000 @N 1001 5 0 1.0E-8
hades.models.gates.Nand3 i14 74400 16200 @N 1001 1.0E-8
hades.models.gates.And3 i3 33600 15600 @N 1001 1.0E-8
hades.models.rtlib.io.Constant i2 25800 -600 @N 1001 5 00000_B 1.0E-8
hades.models.rtlib.io.MergeBits i13 111000 30600 @N 1001 2 1.0E-8
hades.models.rtlib.compare.CompareNotEqual i1 25200 9600 @N 1001 5 1 1.0E-8
hades.models.rtlib.io.MergeBits i12 39000 28200 @N 1001 2 1.0E-8
hades.models.rtlib.compare.CompareNotEqual i11 34200 9600 @N 1001 5 1 1.0E-8
hades.models.rtlib.compare.CompareEqual i0 12600 9600 @N 1001 5 1 1.0E-8
hades.models.io.Ipin EX_MEM_RegisterWrite 6000 600 @N 1001  U
hades.models.gates.And6 i10 97200 27600 @N 1001 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogicVector n7_0 5 3 ID_EX_RS Y i11 A i0 A 4 2 35400 9600 35400 6600 2 9600 6600 13800 6600 2 13800 6600 13800 9600 2 13800 6600 35400 6600 1 13800 6600 
hades.signals.SignalStdLogicVector n9 5 4 MEM_WB_RD Y i17 B i6 B i7 A 9 2 51600 9000 51600 7800 2 51600 7800 57600 7800 2 57600 6600 66600 6600 2 58200 3600 66000 3600 2 66000 3600 66600 3600 2 66600 3600 66600 6600 2 66600 9000 66600 6600 2 57600 9000 57600 7800 2 57600 6600 57600 7800 2 57600 7800 66600 6600 
hades.signals.SignalStdLogic1164 n8 2 i11 Y i14 C 4 2 74400 18000 48000 18000 2 48000 18000 48000 12600 2 48000 12600 36000 12600 2 36000 12600 36000 11400 0 
hades.signals.SignalStdLogic1164 n7 2 i14 Y i10 E 3 2 78000 17400 90600 17400 2 90600 17400 90600 30600 2 90600 30600 97200 30600 0 
hades.signals.SignalStdLogicVector n6 5 2 ID_EX_RT Y i4 A 2 2 9600 18600 16200 18600 2 16200 18600 16200 21000 0 
hades.signals.SignalStdLogicVector n5 5 2 i8 Y i7 B 1 2 67800 9000 67800 1200 0 
hades.signals.SignalStdLogic1164 n4 2 i0 Y i3 B 3 2 33600 16800 15000 16800 2 15000 16800 14400 16800 2 14400 16800 14400 11400 0 
hades.signals.SignalStdLogic1164 n3 4 i1 Y i14 B i5 B i3 A 9 2 74400 17400 43800 17400 2 43800 17400 43800 19800 2 43800 19800 27000 19800 2 33600 23400 27000 23400 2 27000 11400 27000 15600 2 27000 15600 27000 16200 2 27000 16200 33600 16200 2 27000 23400 27000 19800 2 27000 16200 27000 19800 2 27000 16200 27000 19800 
hades.signals.SignalStdLogicVector n16 5 5 EX_MEM_REG_RD Y i11 B i4 B i0 B i1 A 10 2 36600 9600 36600 3600 2 36600 3600 36600 3000 2 36600 3000 26400 3000 2 17400 21000 17400 3000 2 15000 9600 15000 3000 2 26400 3000 26400 9600 2 9600 3000 15000 3000 2 26400 3000 17400 3000 2 15000 3000 17400 3000 2 9600 3000 9000 3000 4 15000 3000 17400 3000 9600 3000 26400 3000 
hades.signals.SignalStdLogic1164 n2 2 i4 Y i5 C 2 2 16800 22800 16800 24000 2 16800 24000 33600 24000 0 
hades.signals.SignalStdLogic1164 n15 4 EX_MEM_RegisterWrite Y i14 A i5 A i3 C 9 2 74400 16800 43200 16800 2 43200 16800 43200 13800 2 43200 13800 23400 13800 2 33600 22800 23400 22800 2 23400 22800 23400 17400 2 33600 17400 23400 17400 2 23400 600 6000 600 2 23400 17400 23400 13800 2 23400 600 23400 13800 2 23400 17400 23400 13800 
hades.signals.SignalStdLogicVector n1 2 2 i12 Y ForwardingA A 2 2 39600 29400 39600 31800 2 39600 31800 45000 31800 0 
hades.signals.SignalStdLogic1164 n14 3 MEM_WB_RegisterWrite Y i16 C i10 C 6 2 97200 36600 61800 36600 2 61800 36600 61800 29400 2 58200 600 61800 600 2 61800 600 61800 28200 2 61800 28200 61800 29400 2 61800 29400 97200 29400 1 61800 29400 
hades.signals.SignalStdLogicVector n0 5 2 i2 Y i1 B 1 2 27600 9600 27600 1200 0 
hades.signals.SignalStdLogic1164 n13 2 i3 Y i12 A0 2 2 40200 28200 40200 16800 2 40200 16800 37200 16800 0 
hades.signals.SignalStdLogic1164 n12 12 i9 VCC i9 VCC i9 VCC i9 VCC i9 VCC i9 VCC i9 VCC i9 VCC i10 B i10 A i16 A i16 B 8 2 97200 28800 94800 28800 2 97200 28200 94800 28200 2 97200 35400 94800 35400 2 94800 36000 97200 36000 2 94800 36000 94800 35400 2 94800 22200 94800 28200 2 94800 35400 94800 28800 2 94800 28200 94800 28800 3 94800 28800 94800 28200 94800 35400 
hades.signals.SignalStdLogic1164 n11 2 i10 Y i13 A0 2 2 100800 29400 112200 29400 2 112200 29400 112200 30600 0 
hades.signals.SignalStdLogic1164 n10 2 i7 Y i10 D 2 2 67200 10800 67200 30000 2 67200 30000 97200 30000 0 
hades.signals.SignalStdLogicVector n21 2 2 i13 Y ForwardingB A 2 2 111600 31800 111600 34200 2 111600 34200 114600 34200 0 
hades.signals.SignalStdLogic1164 n20 2 i16 Y i13 A1 4 2 100800 36600 110400 36600 2 110400 36600 110400 30000 2 110400 30000 111600 30000 2 111600 30000 111600 30600 0 
[end signals]
[end]
