Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan 22 20:33:01 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_bd_wrapper_methodology_drc_routed.rpt -pb uart_bd_wrapper_methodology_drc_routed.pb -rpx uart_bd_wrapper_methodology_drc_routed.rpx
| Design       : uart_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 101
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 4          |
| TIMING-20 | Warning  | Non-clocked latch              | 96         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[0] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[10] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[11] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[12] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[13] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[14] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[15] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[16] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[17] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[18] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[19] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[1] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[20] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[21] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[22] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[23] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[24] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[25] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[26] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[27] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[28] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[29] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[2] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[30] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[31] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[3] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[4] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[5] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[6] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[7] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[8] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[9] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_1_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[0] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[10] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[11] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[12] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[13] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[14] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[15] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[16] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[17] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[18] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[19] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[1] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[20] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[21] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[22] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[23] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[24] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[25] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[26] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[27] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[28] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[29] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[2] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[30] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[31] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[3] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[4] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[5] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[6] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[7] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[8] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[9] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/R_ADDR_2_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[0] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[10] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[11] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[12] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[13] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[14] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[15] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[16] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[17] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[18] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[19] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[1] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[20] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[21] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[22] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[23] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[24] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[25] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[26] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[27] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[28] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[29] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[2] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[30] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[31] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[3] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[4] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[5] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[6] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[7] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[8] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[9] cannot be properly analyzed as its control pin uart_bd_i/axi_addr_wrapper_0/U0/axi_addr_i/Lab1_AxiInterface_Ad_0/U0/Lab1_AxiInterface_Adder_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 96 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


