* Z:\mnt\design.r\spice\examples\7004.asc
V1 N001 0 10
V2 N004 0 PULSE(0 8 0 10n 10n 0.3u 3.33u)
D1 N001 N002 RF071M2S
M1 N003 N005 N006 N006 IPB039N10N3
L1 N006 OUT 10µ Rser=3m
C1 OUT 0 10µ Rser=7m
R1 OUT 0 10
V3 N003 0 36
C2 N002 N006 .1µ
D2 0 N006 RF1001NS2D
XU1 N001 0 0 N004 0 N005 N005 N006 N002 LTC7004
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .5m startup
.lib LTC7004.sub
.backanno
.end
