
stm32_project_g030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fb0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001068  08001068  00002068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010a8  080010a8  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080010a8  080010a8  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080010a8  080010a8  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010a8  080010a8  000020a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080010ac  080010ac  000020ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080010b0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  080010bc  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  080010bc  00003030  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c28  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f2a  00000000  00000000  00005c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000448  00000000  00000000  00006b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000030e  00000000  00000000  00006fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013933  00000000  00000000  000072de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004fc9  00000000  00000000  0001ac11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00076229  00000000  00000000  0001fbda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00095e03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d04  00000000  00000000  00095e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00096b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08001050 	.word	0x08001050

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08001050 	.word	0x08001050

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f8c2 	bl	80003a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f805 	bl	800022e <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_init();
 8000224:	f000 fed2 	bl	8000fcc <app_init>
  while (1)
  {
	  app_loop();
 8000228:	f000 fedc 	bl	8000fe4 <app_loop>
 800022c:	e7fc      	b.n	8000228 <main+0x10>

0800022e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022e:	b590      	push	{r4, r7, lr}
 8000230:	b093      	sub	sp, #76	@ 0x4c
 8000232:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000234:	2414      	movs	r4, #20
 8000236:	193b      	adds	r3, r7, r4
 8000238:	0018      	movs	r0, r3
 800023a:	2334      	movs	r3, #52	@ 0x34
 800023c:	001a      	movs	r2, r3
 800023e:	2100      	movs	r1, #0
 8000240:	f000 feda 	bl	8000ff8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000244:	1d3b      	adds	r3, r7, #4
 8000246:	0018      	movs	r0, r3
 8000248:	2310      	movs	r3, #16
 800024a:	001a      	movs	r2, r3
 800024c:	2100      	movs	r1, #0
 800024e:	f000 fed3 	bl	8000ff8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000252:	2380      	movs	r3, #128	@ 0x80
 8000254:	009b      	lsls	r3, r3, #2
 8000256:	0018      	movs	r0, r3
 8000258:	f000 f9de 	bl	8000618 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800025c:	193b      	adds	r3, r7, r4
 800025e:	2202      	movs	r2, #2
 8000260:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000262:	193b      	adds	r3, r7, r4
 8000264:	2280      	movs	r2, #128	@ 0x80
 8000266:	0052      	lsls	r2, r2, #1
 8000268:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800026a:	193b      	adds	r3, r7, r4
 800026c:	2200      	movs	r2, #0
 800026e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000270:	193b      	adds	r3, r7, r4
 8000272:	2240      	movs	r2, #64	@ 0x40
 8000274:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000276:	193b      	adds	r3, r7, r4
 8000278:	2200      	movs	r2, #0
 800027a:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027c:	193b      	adds	r3, r7, r4
 800027e:	0018      	movs	r0, r3
 8000280:	f000 fa0a 	bl	8000698 <HAL_RCC_OscConfig>
 8000284:	1e03      	subs	r3, r0, #0
 8000286:	d001      	beq.n	800028c <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000288:	f000 f819 	bl	80002be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	2207      	movs	r2, #7
 8000290:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	2200      	movs	r2, #0
 8000296:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2200      	movs	r2, #0
 80002a2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	2100      	movs	r1, #0
 80002a8:	0018      	movs	r0, r3
 80002aa:	f000 fd05 	bl	8000cb8 <HAL_RCC_ClockConfig>
 80002ae:	1e03      	subs	r3, r0, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002b2:	f000 f804 	bl	80002be <Error_Handler>
  }
}
 80002b6:	46c0      	nop			@ (mov r8, r8)
 80002b8:	46bd      	mov	sp, r7
 80002ba:	b013      	add	sp, #76	@ 0x4c
 80002bc:	bd90      	pop	{r4, r7, pc}

080002be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002be:	b580      	push	{r7, lr}
 80002c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c2:	b672      	cpsid	i
}
 80002c4:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002c6:	46c0      	nop			@ (mov r8, r8)
 80002c8:	e7fd      	b.n	80002c6 <Error_Handler+0x8>
	...

080002cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <HAL_MspInit+0x44>)
 80002d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80002d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000310 <HAL_MspInit+0x44>)
 80002d8:	2101      	movs	r1, #1
 80002da:	430a      	orrs	r2, r1
 80002dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80002de:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <HAL_MspInit+0x44>)
 80002e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002e2:	2201      	movs	r2, #1
 80002e4:	4013      	ands	r3, r2
 80002e6:	607b      	str	r3, [r7, #4]
 80002e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ea:	4b09      	ldr	r3, [pc, #36]	@ (8000310 <HAL_MspInit+0x44>)
 80002ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80002ee:	4b08      	ldr	r3, [pc, #32]	@ (8000310 <HAL_MspInit+0x44>)
 80002f0:	2180      	movs	r1, #128	@ 0x80
 80002f2:	0549      	lsls	r1, r1, #21
 80002f4:	430a      	orrs	r2, r1
 80002f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80002f8:	4b05      	ldr	r3, [pc, #20]	@ (8000310 <HAL_MspInit+0x44>)
 80002fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80002fc:	2380      	movs	r3, #128	@ 0x80
 80002fe:	055b      	lsls	r3, r3, #21
 8000300:	4013      	ands	r3, r2
 8000302:	603b      	str	r3, [r7, #0]
 8000304:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000306:	46c0      	nop			@ (mov r8, r8)
 8000308:	46bd      	mov	sp, r7
 800030a:	b002      	add	sp, #8
 800030c:	bd80      	pop	{r7, pc}
 800030e:	46c0      	nop			@ (mov r8, r8)
 8000310:	40021000 	.word	0x40021000

08000314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000318:	46c0      	nop			@ (mov r8, r8)
 800031a:	e7fd      	b.n	8000318 <NMI_Handler+0x4>

0800031c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000320:	46c0      	nop			@ (mov r8, r8)
 8000322:	e7fd      	b.n	8000320 <HardFault_Handler+0x4>

08000324 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000328:	46c0      	nop			@ (mov r8, r8)
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}

0800032e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800032e:	b580      	push	{r7, lr}
 8000330:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000332:	46c0      	nop			@ (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}

08000338 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800033c:	f000 f89c 	bl	8000478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000340:	46c0      	nop			@ (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}

08000346 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800034a:	46c0      	nop			@ (mov r8, r8)
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}

08000350 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000350:	480d      	ldr	r0, [pc, #52]	@ (8000388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000352:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000354:	f7ff fff7 	bl	8000346 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000358:	480c      	ldr	r0, [pc, #48]	@ (800038c <LoopForever+0x6>)
  ldr r1, =_edata
 800035a:	490d      	ldr	r1, [pc, #52]	@ (8000390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800035c:	4a0d      	ldr	r2, [pc, #52]	@ (8000394 <LoopForever+0xe>)
  movs r3, #0
 800035e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000360:	e002      	b.n	8000368 <LoopCopyDataInit>

08000362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000366:	3304      	adds	r3, #4

08000368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800036a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800036c:	d3f9      	bcc.n	8000362 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800036e:	4a0a      	ldr	r2, [pc, #40]	@ (8000398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000370:	4c0a      	ldr	r4, [pc, #40]	@ (800039c <LoopForever+0x16>)
  movs r3, #0
 8000372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000374:	e001      	b.n	800037a <LoopFillZerobss>

08000376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000378:	3204      	adds	r2, #4

0800037a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800037a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800037c:	d3fb      	bcc.n	8000376 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800037e:	f000 fe43 	bl	8001008 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000382:	f7ff ff49 	bl	8000218 <main>

08000386 <LoopForever>:

LoopForever:
  b LoopForever
 8000386:	e7fe      	b.n	8000386 <LoopForever>
  ldr   r0, =_estack
 8000388:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800038c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000390:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000394:	080010b0 	.word	0x080010b0
  ldr r2, =_sbss
 8000398:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800039c:	20000030 	.word	0x20000030

080003a0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a0:	e7fe      	b.n	80003a0 <ADC1_IRQHandler>
	...

080003a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80003aa:	1dfb      	adds	r3, r7, #7
 80003ac:	2200      	movs	r2, #0
 80003ae:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003b0:	4b0b      	ldr	r3, [pc, #44]	@ (80003e0 <HAL_Init+0x3c>)
 80003b2:	681a      	ldr	r2, [r3, #0]
 80003b4:	4b0a      	ldr	r3, [pc, #40]	@ (80003e0 <HAL_Init+0x3c>)
 80003b6:	2180      	movs	r1, #128	@ 0x80
 80003b8:	0049      	lsls	r1, r1, #1
 80003ba:	430a      	orrs	r2, r1
 80003bc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80003be:	2003      	movs	r0, #3
 80003c0:	f000 f810 	bl	80003e4 <HAL_InitTick>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d003      	beq.n	80003d0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80003c8:	1dfb      	adds	r3, r7, #7
 80003ca:	2201      	movs	r2, #1
 80003cc:	701a      	strb	r2, [r3, #0]
 80003ce:	e001      	b.n	80003d4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80003d0:	f7ff ff7c 	bl	80002cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80003d4:	1dfb      	adds	r3, r7, #7
 80003d6:	781b      	ldrb	r3, [r3, #0]
}
 80003d8:	0018      	movs	r0, r3
 80003da:	46bd      	mov	sp, r7
 80003dc:	b002      	add	sp, #8
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40022000 	.word	0x40022000

080003e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003e4:	b590      	push	{r4, r7, lr}
 80003e6:	b085      	sub	sp, #20
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80003ec:	230f      	movs	r3, #15
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	2200      	movs	r2, #0
 80003f2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80003f4:	4b1d      	ldr	r3, [pc, #116]	@ (800046c <HAL_InitTick+0x88>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d02b      	beq.n	8000454 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80003fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000470 <HAL_InitTick+0x8c>)
 80003fe:	681c      	ldr	r4, [r3, #0]
 8000400:	4b1a      	ldr	r3, [pc, #104]	@ (800046c <HAL_InitTick+0x88>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	0019      	movs	r1, r3
 8000406:	23fa      	movs	r3, #250	@ 0xfa
 8000408:	0098      	lsls	r0, r3, #2
 800040a:	f7ff fe79 	bl	8000100 <__udivsi3>
 800040e:	0003      	movs	r3, r0
 8000410:	0019      	movs	r1, r3
 8000412:	0020      	movs	r0, r4
 8000414:	f7ff fe74 	bl	8000100 <__udivsi3>
 8000418:	0003      	movs	r3, r0
 800041a:	0018      	movs	r0, r3
 800041c:	f000 f8ef 	bl	80005fe <HAL_SYSTICK_Config>
 8000420:	1e03      	subs	r3, r0, #0
 8000422:	d112      	bne.n	800044a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2b03      	cmp	r3, #3
 8000428:	d80a      	bhi.n	8000440 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800042a:	6879      	ldr	r1, [r7, #4]
 800042c:	2301      	movs	r3, #1
 800042e:	425b      	negs	r3, r3
 8000430:	2200      	movs	r2, #0
 8000432:	0018      	movs	r0, r3
 8000434:	f000 f8ce 	bl	80005d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000438:	4b0e      	ldr	r3, [pc, #56]	@ (8000474 <HAL_InitTick+0x90>)
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	e00d      	b.n	800045c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000440:	230f      	movs	r3, #15
 8000442:	18fb      	adds	r3, r7, r3
 8000444:	2201      	movs	r2, #1
 8000446:	701a      	strb	r2, [r3, #0]
 8000448:	e008      	b.n	800045c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800044a:	230f      	movs	r3, #15
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	2201      	movs	r2, #1
 8000450:	701a      	strb	r2, [r3, #0]
 8000452:	e003      	b.n	800045c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000454:	230f      	movs	r3, #15
 8000456:	18fb      	adds	r3, r7, r3
 8000458:	2201      	movs	r2, #1
 800045a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800045c:	230f      	movs	r3, #15
 800045e:	18fb      	adds	r3, r7, r3
 8000460:	781b      	ldrb	r3, [r3, #0]
}
 8000462:	0018      	movs	r0, r3
 8000464:	46bd      	mov	sp, r7
 8000466:	b005      	add	sp, #20
 8000468:	bd90      	pop	{r4, r7, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)
 800046c:	20000008 	.word	0x20000008
 8000470:	20000000 	.word	0x20000000
 8000474:	20000004 	.word	0x20000004

08000478 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800047c:	4b05      	ldr	r3, [pc, #20]	@ (8000494 <HAL_IncTick+0x1c>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	001a      	movs	r2, r3
 8000482:	4b05      	ldr	r3, [pc, #20]	@ (8000498 <HAL_IncTick+0x20>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	18d2      	adds	r2, r2, r3
 8000488:	4b03      	ldr	r3, [pc, #12]	@ (8000498 <HAL_IncTick+0x20>)
 800048a:	601a      	str	r2, [r3, #0]
}
 800048c:	46c0      	nop			@ (mov r8, r8)
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	20000008 	.word	0x20000008
 8000498:	20000028 	.word	0x20000028

0800049c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  return uwTick;
 80004a0:	4b02      	ldr	r3, [pc, #8]	@ (80004ac <HAL_GetTick+0x10>)
 80004a2:	681b      	ldr	r3, [r3, #0]
}
 80004a4:	0018      	movs	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	20000028 	.word	0x20000028

080004b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004b0:	b590      	push	{r4, r7, lr}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	0002      	movs	r2, r0
 80004b8:	6039      	str	r1, [r7, #0]
 80004ba:	1dfb      	adds	r3, r7, #7
 80004bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80004be:	1dfb      	adds	r3, r7, #7
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80004c4:	d828      	bhi.n	8000518 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004c6:	4a2f      	ldr	r2, [pc, #188]	@ (8000584 <__NVIC_SetPriority+0xd4>)
 80004c8:	1dfb      	adds	r3, r7, #7
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	b25b      	sxtb	r3, r3
 80004ce:	089b      	lsrs	r3, r3, #2
 80004d0:	33c0      	adds	r3, #192	@ 0xc0
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	589b      	ldr	r3, [r3, r2]
 80004d6:	1dfa      	adds	r2, r7, #7
 80004d8:	7812      	ldrb	r2, [r2, #0]
 80004da:	0011      	movs	r1, r2
 80004dc:	2203      	movs	r2, #3
 80004de:	400a      	ands	r2, r1
 80004e0:	00d2      	lsls	r2, r2, #3
 80004e2:	21ff      	movs	r1, #255	@ 0xff
 80004e4:	4091      	lsls	r1, r2
 80004e6:	000a      	movs	r2, r1
 80004e8:	43d2      	mvns	r2, r2
 80004ea:	401a      	ands	r2, r3
 80004ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	019b      	lsls	r3, r3, #6
 80004f2:	22ff      	movs	r2, #255	@ 0xff
 80004f4:	401a      	ands	r2, r3
 80004f6:	1dfb      	adds	r3, r7, #7
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	0018      	movs	r0, r3
 80004fc:	2303      	movs	r3, #3
 80004fe:	4003      	ands	r3, r0
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000504:	481f      	ldr	r0, [pc, #124]	@ (8000584 <__NVIC_SetPriority+0xd4>)
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	b25b      	sxtb	r3, r3
 800050c:	089b      	lsrs	r3, r3, #2
 800050e:	430a      	orrs	r2, r1
 8000510:	33c0      	adds	r3, #192	@ 0xc0
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000516:	e031      	b.n	800057c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000518:	4a1b      	ldr	r2, [pc, #108]	@ (8000588 <__NVIC_SetPriority+0xd8>)
 800051a:	1dfb      	adds	r3, r7, #7
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	0019      	movs	r1, r3
 8000520:	230f      	movs	r3, #15
 8000522:	400b      	ands	r3, r1
 8000524:	3b08      	subs	r3, #8
 8000526:	089b      	lsrs	r3, r3, #2
 8000528:	3306      	adds	r3, #6
 800052a:	009b      	lsls	r3, r3, #2
 800052c:	18d3      	adds	r3, r2, r3
 800052e:	3304      	adds	r3, #4
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	1dfa      	adds	r2, r7, #7
 8000534:	7812      	ldrb	r2, [r2, #0]
 8000536:	0011      	movs	r1, r2
 8000538:	2203      	movs	r2, #3
 800053a:	400a      	ands	r2, r1
 800053c:	00d2      	lsls	r2, r2, #3
 800053e:	21ff      	movs	r1, #255	@ 0xff
 8000540:	4091      	lsls	r1, r2
 8000542:	000a      	movs	r2, r1
 8000544:	43d2      	mvns	r2, r2
 8000546:	401a      	ands	r2, r3
 8000548:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	019b      	lsls	r3, r3, #6
 800054e:	22ff      	movs	r2, #255	@ 0xff
 8000550:	401a      	ands	r2, r3
 8000552:	1dfb      	adds	r3, r7, #7
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	0018      	movs	r0, r3
 8000558:	2303      	movs	r3, #3
 800055a:	4003      	ands	r3, r0
 800055c:	00db      	lsls	r3, r3, #3
 800055e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000560:	4809      	ldr	r0, [pc, #36]	@ (8000588 <__NVIC_SetPriority+0xd8>)
 8000562:	1dfb      	adds	r3, r7, #7
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	001c      	movs	r4, r3
 8000568:	230f      	movs	r3, #15
 800056a:	4023      	ands	r3, r4
 800056c:	3b08      	subs	r3, #8
 800056e:	089b      	lsrs	r3, r3, #2
 8000570:	430a      	orrs	r2, r1
 8000572:	3306      	adds	r3, #6
 8000574:	009b      	lsls	r3, r3, #2
 8000576:	18c3      	adds	r3, r0, r3
 8000578:	3304      	adds	r3, #4
 800057a:	601a      	str	r2, [r3, #0]
}
 800057c:	46c0      	nop			@ (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	b003      	add	sp, #12
 8000582:	bd90      	pop	{r4, r7, pc}
 8000584:	e000e100 	.word	0xe000e100
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	1e5a      	subs	r2, r3, #1
 8000598:	2380      	movs	r3, #128	@ 0x80
 800059a:	045b      	lsls	r3, r3, #17
 800059c:	429a      	cmp	r2, r3
 800059e:	d301      	bcc.n	80005a4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005a0:	2301      	movs	r3, #1
 80005a2:	e010      	b.n	80005c6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005a4:	4b0a      	ldr	r3, [pc, #40]	@ (80005d0 <SysTick_Config+0x44>)
 80005a6:	687a      	ldr	r2, [r7, #4]
 80005a8:	3a01      	subs	r2, #1
 80005aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005ac:	2301      	movs	r3, #1
 80005ae:	425b      	negs	r3, r3
 80005b0:	2103      	movs	r1, #3
 80005b2:	0018      	movs	r0, r3
 80005b4:	f7ff ff7c 	bl	80004b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005b8:	4b05      	ldr	r3, [pc, #20]	@ (80005d0 <SysTick_Config+0x44>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <SysTick_Config+0x44>)
 80005c0:	2207      	movs	r2, #7
 80005c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	0018      	movs	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b002      	add	sp, #8
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	e000e010 	.word	0xe000e010

080005d4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60b9      	str	r1, [r7, #8]
 80005dc:	607a      	str	r2, [r7, #4]
 80005de:	210f      	movs	r1, #15
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	1c02      	adds	r2, r0, #0
 80005e4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	b25b      	sxtb	r3, r3
 80005ee:	0011      	movs	r1, r2
 80005f0:	0018      	movs	r0, r3
 80005f2:	f7ff ff5d 	bl	80004b0 <__NVIC_SetPriority>
}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b004      	add	sp, #16
 80005fc:	bd80      	pop	{r7, pc}

080005fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b082      	sub	sp, #8
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	0018      	movs	r0, r3
 800060a:	f7ff ffbf 	bl	800058c <SysTick_Config>
 800060e:	0003      	movs	r3, r0
}
 8000610:	0018      	movs	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	b002      	add	sp, #8
 8000616:	bd80      	pop	{r7, pc}

08000618 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000620:	4b19      	ldr	r3, [pc, #100]	@ (8000688 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a19      	ldr	r2, [pc, #100]	@ (800068c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000626:	4013      	ands	r3, r2
 8000628:	0019      	movs	r1, r3
 800062a:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	430a      	orrs	r2, r1
 8000630:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	429a      	cmp	r2, r3
 800063a:	d11f      	bne.n	800067c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800063c:	4b14      	ldr	r3, [pc, #80]	@ (8000690 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	0013      	movs	r3, r2
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	189b      	adds	r3, r3, r2
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	4912      	ldr	r1, [pc, #72]	@ (8000694 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800064a:	0018      	movs	r0, r3
 800064c:	f7ff fd58 	bl	8000100 <__udivsi3>
 8000650:	0003      	movs	r3, r0
 8000652:	3301      	adds	r3, #1
 8000654:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000656:	e008      	b.n	800066a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d003      	beq.n	8000666 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	3b01      	subs	r3, #1
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	e001      	b.n	800066a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000666:	2303      	movs	r3, #3
 8000668:	e009      	b.n	800067e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800066a:	4b07      	ldr	r3, [pc, #28]	@ (8000688 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	2380      	movs	r3, #128	@ 0x80
 8000670:	00db      	lsls	r3, r3, #3
 8000672:	401a      	ands	r2, r3
 8000674:	2380      	movs	r3, #128	@ 0x80
 8000676:	00db      	lsls	r3, r3, #3
 8000678:	429a      	cmp	r2, r3
 800067a:	d0ed      	beq.n	8000658 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800067c:	2300      	movs	r3, #0
}
 800067e:	0018      	movs	r0, r3
 8000680:	46bd      	mov	sp, r7
 8000682:	b004      	add	sp, #16
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			@ (mov r8, r8)
 8000688:	40007000 	.word	0x40007000
 800068c:	fffff9ff 	.word	0xfffff9ff
 8000690:	20000000 	.word	0x20000000
 8000694:	000f4240 	.word	0x000f4240

08000698 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b088      	sub	sp, #32
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d101      	bne.n	80006aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e2f3      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2201      	movs	r2, #1
 80006b0:	4013      	ands	r3, r2
 80006b2:	d100      	bne.n	80006b6 <HAL_RCC_OscConfig+0x1e>
 80006b4:	e07c      	b.n	80007b0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80006b6:	4bc3      	ldr	r3, [pc, #780]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80006b8:	689b      	ldr	r3, [r3, #8]
 80006ba:	2238      	movs	r2, #56	@ 0x38
 80006bc:	4013      	ands	r3, r2
 80006be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80006c0:	4bc0      	ldr	r3, [pc, #768]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80006c2:	68db      	ldr	r3, [r3, #12]
 80006c4:	2203      	movs	r2, #3
 80006c6:	4013      	ands	r3, r2
 80006c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	2b10      	cmp	r3, #16
 80006ce:	d102      	bne.n	80006d6 <HAL_RCC_OscConfig+0x3e>
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	2b03      	cmp	r3, #3
 80006d4:	d002      	beq.n	80006dc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	2b08      	cmp	r3, #8
 80006da:	d10b      	bne.n	80006f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006dc:	4bb9      	ldr	r3, [pc, #740]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	029b      	lsls	r3, r3, #10
 80006e4:	4013      	ands	r3, r2
 80006e6:	d062      	beq.n	80007ae <HAL_RCC_OscConfig+0x116>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d15e      	bne.n	80007ae <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80006f0:	2301      	movs	r3, #1
 80006f2:	e2ce      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685a      	ldr	r2, [r3, #4]
 80006f8:	2380      	movs	r3, #128	@ 0x80
 80006fa:	025b      	lsls	r3, r3, #9
 80006fc:	429a      	cmp	r2, r3
 80006fe:	d107      	bne.n	8000710 <HAL_RCC_OscConfig+0x78>
 8000700:	4bb0      	ldr	r3, [pc, #704]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4baf      	ldr	r3, [pc, #700]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000706:	2180      	movs	r1, #128	@ 0x80
 8000708:	0249      	lsls	r1, r1, #9
 800070a:	430a      	orrs	r2, r1
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	e020      	b.n	8000752 <HAL_RCC_OscConfig+0xba>
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	685a      	ldr	r2, [r3, #4]
 8000714:	23a0      	movs	r3, #160	@ 0xa0
 8000716:	02db      	lsls	r3, r3, #11
 8000718:	429a      	cmp	r2, r3
 800071a:	d10e      	bne.n	800073a <HAL_RCC_OscConfig+0xa2>
 800071c:	4ba9      	ldr	r3, [pc, #676]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4ba8      	ldr	r3, [pc, #672]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000722:	2180      	movs	r1, #128	@ 0x80
 8000724:	02c9      	lsls	r1, r1, #11
 8000726:	430a      	orrs	r2, r1
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	4ba6      	ldr	r3, [pc, #664]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	4ba5      	ldr	r3, [pc, #660]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000730:	2180      	movs	r1, #128	@ 0x80
 8000732:	0249      	lsls	r1, r1, #9
 8000734:	430a      	orrs	r2, r1
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	e00b      	b.n	8000752 <HAL_RCC_OscConfig+0xba>
 800073a:	4ba2      	ldr	r3, [pc, #648]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800073c:	681a      	ldr	r2, [r3, #0]
 800073e:	4ba1      	ldr	r3, [pc, #644]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000740:	49a1      	ldr	r1, [pc, #644]	@ (80009c8 <HAL_RCC_OscConfig+0x330>)
 8000742:	400a      	ands	r2, r1
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	4b9f      	ldr	r3, [pc, #636]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b9e      	ldr	r3, [pc, #632]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800074c:	499f      	ldr	r1, [pc, #636]	@ (80009cc <HAL_RCC_OscConfig+0x334>)
 800074e:	400a      	ands	r2, r1
 8000750:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d014      	beq.n	8000784 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800075a:	f7ff fe9f 	bl	800049c <HAL_GetTick>
 800075e:	0003      	movs	r3, r0
 8000760:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000762:	e008      	b.n	8000776 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000764:	f7ff fe9a 	bl	800049c <HAL_GetTick>
 8000768:	0002      	movs	r2, r0
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	1ad3      	subs	r3, r2, r3
 800076e:	2b64      	cmp	r3, #100	@ 0x64
 8000770:	d901      	bls.n	8000776 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000772:	2303      	movs	r3, #3
 8000774:	e28d      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000776:	4b93      	ldr	r3, [pc, #588]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000778:	681a      	ldr	r2, [r3, #0]
 800077a:	2380      	movs	r3, #128	@ 0x80
 800077c:	029b      	lsls	r3, r3, #10
 800077e:	4013      	ands	r3, r2
 8000780:	d0f0      	beq.n	8000764 <HAL_RCC_OscConfig+0xcc>
 8000782:	e015      	b.n	80007b0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000784:	f7ff fe8a 	bl	800049c <HAL_GetTick>
 8000788:	0003      	movs	r3, r0
 800078a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800078c:	e008      	b.n	80007a0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800078e:	f7ff fe85 	bl	800049c <HAL_GetTick>
 8000792:	0002      	movs	r2, r0
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	2b64      	cmp	r3, #100	@ 0x64
 800079a:	d901      	bls.n	80007a0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800079c:	2303      	movs	r3, #3
 800079e:	e278      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80007a0:	4b88      	ldr	r3, [pc, #544]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	2380      	movs	r3, #128	@ 0x80
 80007a6:	029b      	lsls	r3, r3, #10
 80007a8:	4013      	ands	r3, r2
 80007aa:	d1f0      	bne.n	800078e <HAL_RCC_OscConfig+0xf6>
 80007ac:	e000      	b.n	80007b0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ae:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2202      	movs	r2, #2
 80007b6:	4013      	ands	r3, r2
 80007b8:	d100      	bne.n	80007bc <HAL_RCC_OscConfig+0x124>
 80007ba:	e099      	b.n	80008f0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80007bc:	4b81      	ldr	r3, [pc, #516]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	2238      	movs	r2, #56	@ 0x38
 80007c2:	4013      	ands	r3, r2
 80007c4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80007c6:	4b7f      	ldr	r3, [pc, #508]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80007c8:	68db      	ldr	r3, [r3, #12]
 80007ca:	2203      	movs	r2, #3
 80007cc:	4013      	ands	r3, r2
 80007ce:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	2b10      	cmp	r3, #16
 80007d4:	d102      	bne.n	80007dc <HAL_RCC_OscConfig+0x144>
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	2b02      	cmp	r3, #2
 80007da:	d002      	beq.n	80007e2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80007dc:	69bb      	ldr	r3, [r7, #24]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d135      	bne.n	800084e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80007e2:	4b78      	ldr	r3, [pc, #480]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	2380      	movs	r3, #128	@ 0x80
 80007e8:	00db      	lsls	r3, r3, #3
 80007ea:	4013      	ands	r3, r2
 80007ec:	d005      	beq.n	80007fa <HAL_RCC_OscConfig+0x162>
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	68db      	ldr	r3, [r3, #12]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d101      	bne.n	80007fa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e24b      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007fa:	4b72      	ldr	r3, [pc, #456]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	4a74      	ldr	r2, [pc, #464]	@ (80009d0 <HAL_RCC_OscConfig+0x338>)
 8000800:	4013      	ands	r3, r2
 8000802:	0019      	movs	r1, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	695b      	ldr	r3, [r3, #20]
 8000808:	021a      	lsls	r2, r3, #8
 800080a:	4b6e      	ldr	r3, [pc, #440]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800080c:	430a      	orrs	r2, r1
 800080e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d112      	bne.n	800083c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000816:	4b6b      	ldr	r3, [pc, #428]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a6e      	ldr	r2, [pc, #440]	@ (80009d4 <HAL_RCC_OscConfig+0x33c>)
 800081c:	4013      	ands	r3, r2
 800081e:	0019      	movs	r1, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	691a      	ldr	r2, [r3, #16]
 8000824:	4b67      	ldr	r3, [pc, #412]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000826:	430a      	orrs	r2, r1
 8000828:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800082a:	4b66      	ldr	r3, [pc, #408]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	0adb      	lsrs	r3, r3, #11
 8000830:	2207      	movs	r2, #7
 8000832:	4013      	ands	r3, r2
 8000834:	4a68      	ldr	r2, [pc, #416]	@ (80009d8 <HAL_RCC_OscConfig+0x340>)
 8000836:	40da      	lsrs	r2, r3
 8000838:	4b68      	ldr	r3, [pc, #416]	@ (80009dc <HAL_RCC_OscConfig+0x344>)
 800083a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800083c:	4b68      	ldr	r3, [pc, #416]	@ (80009e0 <HAL_RCC_OscConfig+0x348>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	0018      	movs	r0, r3
 8000842:	f7ff fdcf 	bl	80003e4 <HAL_InitTick>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d051      	beq.n	80008ee <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
 800084c:	e221      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	68db      	ldr	r3, [r3, #12]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d030      	beq.n	80008b8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000856:	4b5b      	ldr	r3, [pc, #364]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a5e      	ldr	r2, [pc, #376]	@ (80009d4 <HAL_RCC_OscConfig+0x33c>)
 800085c:	4013      	ands	r3, r2
 800085e:	0019      	movs	r1, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	691a      	ldr	r2, [r3, #16]
 8000864:	4b57      	ldr	r3, [pc, #348]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000866:	430a      	orrs	r2, r1
 8000868:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800086a:	4b56      	ldr	r3, [pc, #344]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	4b55      	ldr	r3, [pc, #340]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000870:	2180      	movs	r1, #128	@ 0x80
 8000872:	0049      	lsls	r1, r1, #1
 8000874:	430a      	orrs	r2, r1
 8000876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000878:	f7ff fe10 	bl	800049c <HAL_GetTick>
 800087c:	0003      	movs	r3, r0
 800087e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000880:	e008      	b.n	8000894 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000882:	f7ff fe0b 	bl	800049c <HAL_GetTick>
 8000886:	0002      	movs	r2, r0
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	2b02      	cmp	r3, #2
 800088e:	d901      	bls.n	8000894 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000890:	2303      	movs	r3, #3
 8000892:	e1fe      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000894:	4b4b      	ldr	r3, [pc, #300]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	2380      	movs	r3, #128	@ 0x80
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	4013      	ands	r3, r2
 800089e:	d0f0      	beq.n	8000882 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008a0:	4b48      	ldr	r3, [pc, #288]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	4a4a      	ldr	r2, [pc, #296]	@ (80009d0 <HAL_RCC_OscConfig+0x338>)
 80008a6:	4013      	ands	r3, r2
 80008a8:	0019      	movs	r1, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	021a      	lsls	r2, r3, #8
 80008b0:	4b44      	ldr	r3, [pc, #272]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80008b2:	430a      	orrs	r2, r1
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	e01b      	b.n	80008f0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80008b8:	4b42      	ldr	r3, [pc, #264]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	4b41      	ldr	r3, [pc, #260]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80008be:	4949      	ldr	r1, [pc, #292]	@ (80009e4 <HAL_RCC_OscConfig+0x34c>)
 80008c0:	400a      	ands	r2, r1
 80008c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008c4:	f7ff fdea 	bl	800049c <HAL_GetTick>
 80008c8:	0003      	movs	r3, r0
 80008ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80008cc:	e008      	b.n	80008e0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008ce:	f7ff fde5 	bl	800049c <HAL_GetTick>
 80008d2:	0002      	movs	r2, r0
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	1ad3      	subs	r3, r2, r3
 80008d8:	2b02      	cmp	r3, #2
 80008da:	d901      	bls.n	80008e0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80008dc:	2303      	movs	r3, #3
 80008de:	e1d8      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80008e0:	4b38      	ldr	r3, [pc, #224]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	2380      	movs	r3, #128	@ 0x80
 80008e6:	00db      	lsls	r3, r3, #3
 80008e8:	4013      	ands	r3, r2
 80008ea:	d1f0      	bne.n	80008ce <HAL_RCC_OscConfig+0x236>
 80008ec:	e000      	b.n	80008f0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80008ee:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2208      	movs	r2, #8
 80008f6:	4013      	ands	r3, r2
 80008f8:	d047      	beq.n	800098a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80008fa:	4b32      	ldr	r3, [pc, #200]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	2238      	movs	r2, #56	@ 0x38
 8000900:	4013      	ands	r3, r2
 8000902:	2b18      	cmp	r3, #24
 8000904:	d10a      	bne.n	800091c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000906:	4b2f      	ldr	r3, [pc, #188]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800090a:	2202      	movs	r2, #2
 800090c:	4013      	ands	r3, r2
 800090e:	d03c      	beq.n	800098a <HAL_RCC_OscConfig+0x2f2>
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d138      	bne.n	800098a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000918:	2301      	movs	r3, #1
 800091a:	e1ba      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d019      	beq.n	8000958 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000924:	4b27      	ldr	r3, [pc, #156]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000926:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000928:	4b26      	ldr	r3, [pc, #152]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800092a:	2101      	movs	r1, #1
 800092c:	430a      	orrs	r2, r1
 800092e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000930:	f7ff fdb4 	bl	800049c <HAL_GetTick>
 8000934:	0003      	movs	r3, r0
 8000936:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000938:	e008      	b.n	800094c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800093a:	f7ff fdaf 	bl	800049c <HAL_GetTick>
 800093e:	0002      	movs	r2, r0
 8000940:	693b      	ldr	r3, [r7, #16]
 8000942:	1ad3      	subs	r3, r2, r3
 8000944:	2b02      	cmp	r3, #2
 8000946:	d901      	bls.n	800094c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000948:	2303      	movs	r3, #3
 800094a:	e1a2      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800094c:	4b1d      	ldr	r3, [pc, #116]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800094e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000950:	2202      	movs	r2, #2
 8000952:	4013      	ands	r3, r2
 8000954:	d0f1      	beq.n	800093a <HAL_RCC_OscConfig+0x2a2>
 8000956:	e018      	b.n	800098a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000958:	4b1a      	ldr	r3, [pc, #104]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800095a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800095c:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 800095e:	2101      	movs	r1, #1
 8000960:	438a      	bics	r2, r1
 8000962:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000964:	f7ff fd9a 	bl	800049c <HAL_GetTick>
 8000968:	0003      	movs	r3, r0
 800096a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800096c:	e008      	b.n	8000980 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800096e:	f7ff fd95 	bl	800049c <HAL_GetTick>
 8000972:	0002      	movs	r2, r0
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	2b02      	cmp	r3, #2
 800097a:	d901      	bls.n	8000980 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800097c:	2303      	movs	r3, #3
 800097e:	e188      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000980:	4b10      	ldr	r3, [pc, #64]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 8000982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000984:	2202      	movs	r2, #2
 8000986:	4013      	ands	r3, r2
 8000988:	d1f1      	bne.n	800096e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2204      	movs	r2, #4
 8000990:	4013      	ands	r3, r2
 8000992:	d100      	bne.n	8000996 <HAL_RCC_OscConfig+0x2fe>
 8000994:	e0c6      	b.n	8000b24 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000996:	231f      	movs	r3, #31
 8000998:	18fb      	adds	r3, r7, r3
 800099a:	2200      	movs	r2, #0
 800099c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800099e:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	2238      	movs	r2, #56	@ 0x38
 80009a4:	4013      	ands	r3, r2
 80009a6:	2b20      	cmp	r3, #32
 80009a8:	d11e      	bne.n	80009e8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80009aa:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <HAL_RCC_OscConfig+0x32c>)
 80009ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80009ae:	2202      	movs	r2, #2
 80009b0:	4013      	ands	r3, r2
 80009b2:	d100      	bne.n	80009b6 <HAL_RCC_OscConfig+0x31e>
 80009b4:	e0b6      	b.n	8000b24 <HAL_RCC_OscConfig+0x48c>
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d000      	beq.n	80009c0 <HAL_RCC_OscConfig+0x328>
 80009be:	e0b1      	b.n	8000b24 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80009c0:	2301      	movs	r3, #1
 80009c2:	e166      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
 80009c4:	40021000 	.word	0x40021000
 80009c8:	fffeffff 	.word	0xfffeffff
 80009cc:	fffbffff 	.word	0xfffbffff
 80009d0:	ffff80ff 	.word	0xffff80ff
 80009d4:	ffffc7ff 	.word	0xffffc7ff
 80009d8:	00f42400 	.word	0x00f42400
 80009dc:	20000000 	.word	0x20000000
 80009e0:	20000004 	.word	0x20000004
 80009e4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80009e8:	4bac      	ldr	r3, [pc, #688]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 80009ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009ec:	2380      	movs	r3, #128	@ 0x80
 80009ee:	055b      	lsls	r3, r3, #21
 80009f0:	4013      	ands	r3, r2
 80009f2:	d101      	bne.n	80009f8 <HAL_RCC_OscConfig+0x360>
 80009f4:	2301      	movs	r3, #1
 80009f6:	e000      	b.n	80009fa <HAL_RCC_OscConfig+0x362>
 80009f8:	2300      	movs	r3, #0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d011      	beq.n	8000a22 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	4ba7      	ldr	r3, [pc, #668]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a02:	4ba6      	ldr	r3, [pc, #664]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a04:	2180      	movs	r1, #128	@ 0x80
 8000a06:	0549      	lsls	r1, r1, #21
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a0c:	4ba3      	ldr	r3, [pc, #652]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a10:	2380      	movs	r3, #128	@ 0x80
 8000a12:	055b      	lsls	r3, r3, #21
 8000a14:	4013      	ands	r3, r2
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000a1a:	231f      	movs	r3, #31
 8000a1c:	18fb      	adds	r3, r7, r3
 8000a1e:	2201      	movs	r2, #1
 8000a20:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a22:	4b9f      	ldr	r3, [pc, #636]	@ (8000ca0 <HAL_RCC_OscConfig+0x608>)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	2380      	movs	r3, #128	@ 0x80
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	d11a      	bne.n	8000a64 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000a2e:	4b9c      	ldr	r3, [pc, #624]	@ (8000ca0 <HAL_RCC_OscConfig+0x608>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	4b9b      	ldr	r3, [pc, #620]	@ (8000ca0 <HAL_RCC_OscConfig+0x608>)
 8000a34:	2180      	movs	r1, #128	@ 0x80
 8000a36:	0049      	lsls	r1, r1, #1
 8000a38:	430a      	orrs	r2, r1
 8000a3a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000a3c:	f7ff fd2e 	bl	800049c <HAL_GetTick>
 8000a40:	0003      	movs	r3, r0
 8000a42:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a44:	e008      	b.n	8000a58 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a46:	f7ff fd29 	bl	800049c <HAL_GetTick>
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	2b02      	cmp	r3, #2
 8000a52:	d901      	bls.n	8000a58 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000a54:	2303      	movs	r3, #3
 8000a56:	e11c      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a58:	4b91      	ldr	r3, [pc, #580]	@ (8000ca0 <HAL_RCC_OscConfig+0x608>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	4013      	ands	r3, r2
 8000a62:	d0f0      	beq.n	8000a46 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d106      	bne.n	8000a7a <HAL_RCC_OscConfig+0x3e2>
 8000a6c:	4b8b      	ldr	r3, [pc, #556]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000a70:	4b8a      	ldr	r3, [pc, #552]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a72:	2101      	movs	r1, #1
 8000a74:	430a      	orrs	r2, r1
 8000a76:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000a78:	e01c      	b.n	8000ab4 <HAL_RCC_OscConfig+0x41c>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	689b      	ldr	r3, [r3, #8]
 8000a7e:	2b05      	cmp	r3, #5
 8000a80:	d10c      	bne.n	8000a9c <HAL_RCC_OscConfig+0x404>
 8000a82:	4b86      	ldr	r3, [pc, #536]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000a86:	4b85      	ldr	r3, [pc, #532]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a88:	2104      	movs	r1, #4
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000a8e:	4b83      	ldr	r3, [pc, #524]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000a92:	4b82      	ldr	r3, [pc, #520]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	430a      	orrs	r2, r1
 8000a98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000a9a:	e00b      	b.n	8000ab4 <HAL_RCC_OscConfig+0x41c>
 8000a9c:	4b7f      	ldr	r3, [pc, #508]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000a9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000aa0:	4b7e      	ldr	r3, [pc, #504]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	438a      	bics	r2, r1
 8000aa6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000aa8:	4b7c      	ldr	r3, [pc, #496]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000aaa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000aac:	4b7b      	ldr	r3, [pc, #492]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000aae:	2104      	movs	r1, #4
 8000ab0:	438a      	bics	r2, r1
 8000ab2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d014      	beq.n	8000ae6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000abc:	f7ff fcee 	bl	800049c <HAL_GetTick>
 8000ac0:	0003      	movs	r3, r0
 8000ac2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ac4:	e009      	b.n	8000ada <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ac6:	f7ff fce9 	bl	800049c <HAL_GetTick>
 8000aca:	0002      	movs	r2, r0
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	4a74      	ldr	r2, [pc, #464]	@ (8000ca4 <HAL_RCC_OscConfig+0x60c>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d901      	bls.n	8000ada <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	e0db      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ada:	4b70      	ldr	r3, [pc, #448]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ade:	2202      	movs	r2, #2
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	d0f0      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x42e>
 8000ae4:	e013      	b.n	8000b0e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ae6:	f7ff fcd9 	bl	800049c <HAL_GetTick>
 8000aea:	0003      	movs	r3, r0
 8000aec:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000aee:	e009      	b.n	8000b04 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000af0:	f7ff fcd4 	bl	800049c <HAL_GetTick>
 8000af4:	0002      	movs	r2, r0
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	4a6a      	ldr	r2, [pc, #424]	@ (8000ca4 <HAL_RCC_OscConfig+0x60c>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e0c6      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000b04:	4b65      	ldr	r3, [pc, #404]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b08:	2202      	movs	r2, #2
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	d1f0      	bne.n	8000af0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000b0e:	231f      	movs	r3, #31
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d105      	bne.n	8000b24 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000b18:	4b60      	ldr	r3, [pc, #384]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b1c:	4b5f      	ldr	r3, [pc, #380]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b1e:	4962      	ldr	r1, [pc, #392]	@ (8000ca8 <HAL_RCC_OscConfig+0x610>)
 8000b20:	400a      	ands	r2, r1
 8000b22:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69db      	ldr	r3, [r3, #28]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d100      	bne.n	8000b2e <HAL_RCC_OscConfig+0x496>
 8000b2c:	e0b0      	b.n	8000c90 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b2e:	4b5b      	ldr	r3, [pc, #364]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	2238      	movs	r2, #56	@ 0x38
 8000b34:	4013      	ands	r3, r2
 8000b36:	2b10      	cmp	r3, #16
 8000b38:	d100      	bne.n	8000b3c <HAL_RCC_OscConfig+0x4a4>
 8000b3a:	e078      	b.n	8000c2e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	69db      	ldr	r3, [r3, #28]
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d153      	bne.n	8000bec <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b44:	4b55      	ldr	r3, [pc, #340]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	4b54      	ldr	r3, [pc, #336]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b4a:	4958      	ldr	r1, [pc, #352]	@ (8000cac <HAL_RCC_OscConfig+0x614>)
 8000b4c:	400a      	ands	r2, r1
 8000b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b50:	f7ff fca4 	bl	800049c <HAL_GetTick>
 8000b54:	0003      	movs	r3, r0
 8000b56:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000b58:	e008      	b.n	8000b6c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b5a:	f7ff fc9f 	bl	800049c <HAL_GetTick>
 8000b5e:	0002      	movs	r2, r0
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d901      	bls.n	8000b6c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8000b68:	2303      	movs	r3, #3
 8000b6a:	e092      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	2380      	movs	r3, #128	@ 0x80
 8000b72:	049b      	lsls	r3, r3, #18
 8000b74:	4013      	ands	r3, r2
 8000b76:	d1f0      	bne.n	8000b5a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b78:	4b48      	ldr	r3, [pc, #288]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	4a4c      	ldr	r2, [pc, #304]	@ (8000cb0 <HAL_RCC_OscConfig+0x618>)
 8000b7e:	4013      	ands	r3, r2
 8000b80:	0019      	movs	r1, r3
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a1a      	ldr	r2, [r3, #32]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b90:	021b      	lsls	r3, r3, #8
 8000b92:	431a      	orrs	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b98:	431a      	orrs	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	431a      	orrs	r2, r3
 8000ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	4b3c      	ldr	r3, [pc, #240]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000bac:	2180      	movs	r1, #128	@ 0x80
 8000bae:	0449      	lsls	r1, r1, #17
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8000bb4:	4b39      	ldr	r3, [pc, #228]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000bb6:	68da      	ldr	r2, [r3, #12]
 8000bb8:	4b38      	ldr	r3, [pc, #224]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000bba:	2180      	movs	r1, #128	@ 0x80
 8000bbc:	0549      	lsls	r1, r1, #21
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bc2:	f7ff fc6b 	bl	800049c <HAL_GetTick>
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000bca:	e008      	b.n	8000bde <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bcc:	f7ff fc66 	bl	800049c <HAL_GetTick>
 8000bd0:	0002      	movs	r2, r0
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d901      	bls.n	8000bde <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e059      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000bde:	4b2f      	ldr	r3, [pc, #188]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	2380      	movs	r3, #128	@ 0x80
 8000be4:	049b      	lsls	r3, r3, #18
 8000be6:	4013      	ands	r3, r2
 8000be8:	d0f0      	beq.n	8000bcc <HAL_RCC_OscConfig+0x534>
 8000bea:	e051      	b.n	8000c90 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bec:	4b2b      	ldr	r3, [pc, #172]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000bf2:	492e      	ldr	r1, [pc, #184]	@ (8000cac <HAL_RCC_OscConfig+0x614>)
 8000bf4:	400a      	ands	r2, r1
 8000bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bf8:	f7ff fc50 	bl	800049c <HAL_GetTick>
 8000bfc:	0003      	movs	r3, r0
 8000bfe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000c00:	e008      	b.n	8000c14 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c02:	f7ff fc4b 	bl	800049c <HAL_GetTick>
 8000c06:	0002      	movs	r2, r0
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	1ad3      	subs	r3, r2, r3
 8000c0c:	2b02      	cmp	r3, #2
 8000c0e:	d901      	bls.n	8000c14 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8000c10:	2303      	movs	r3, #3
 8000c12:	e03e      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000c14:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	2380      	movs	r3, #128	@ 0x80
 8000c1a:	049b      	lsls	r3, r3, #18
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	d1f0      	bne.n	8000c02 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8000c20:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000c22:	68da      	ldr	r2, [r3, #12]
 8000c24:	4b1d      	ldr	r3, [pc, #116]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000c26:	4923      	ldr	r1, [pc, #140]	@ (8000cb4 <HAL_RCC_OscConfig+0x61c>)
 8000c28:	400a      	ands	r2, r1
 8000c2a:	60da      	str	r2, [r3, #12]
 8000c2c:	e030      	b.n	8000c90 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d101      	bne.n	8000c3a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e02b      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8000c3a:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <HAL_RCC_OscConfig+0x604>)
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	2203      	movs	r2, #3
 8000c44:	401a      	ands	r2, r3
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6a1b      	ldr	r3, [r3, #32]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d11e      	bne.n	8000c8c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	2270      	movs	r2, #112	@ 0x70
 8000c52:	401a      	ands	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d117      	bne.n	8000c8c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	23fe      	movs	r3, #254	@ 0xfe
 8000c60:	01db      	lsls	r3, r3, #7
 8000c62:	401a      	ands	r2, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c68:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d10e      	bne.n	8000c8c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	23f8      	movs	r3, #248	@ 0xf8
 8000c72:	039b      	lsls	r3, r3, #14
 8000c74:	401a      	ands	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d106      	bne.n	8000c8c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	0f5b      	lsrs	r3, r3, #29
 8000c82:	075a      	lsls	r2, r3, #29
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d001      	beq.n	8000c90 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e000      	b.n	8000c92 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8000c90:	2300      	movs	r3, #0
}
 8000c92:	0018      	movs	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	b008      	add	sp, #32
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40007000 	.word	0x40007000
 8000ca4:	00001388 	.word	0x00001388
 8000ca8:	efffffff 	.word	0xefffffff
 8000cac:	feffffff 	.word	0xfeffffff
 8000cb0:	1fc1808c 	.word	0x1fc1808c
 8000cb4:	effefffc 	.word	0xeffefffc

08000cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d101      	bne.n	8000ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e0e9      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ccc:	4b76      	ldr	r3, [pc, #472]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2207      	movs	r2, #7
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d91e      	bls.n	8000d18 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cda:	4b73      	ldr	r3, [pc, #460]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2207      	movs	r2, #7
 8000ce0:	4393      	bics	r3, r2
 8000ce2:	0019      	movs	r1, r3
 8000ce4:	4b70      	ldr	r3, [pc, #448]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000ce6:	683a      	ldr	r2, [r7, #0]
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000cec:	f7ff fbd6 	bl	800049c <HAL_GetTick>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000cf4:	e009      	b.n	8000d0a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cf6:	f7ff fbd1 	bl	800049c <HAL_GetTick>
 8000cfa:	0002      	movs	r2, r0
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	4a6a      	ldr	r2, [pc, #424]	@ (8000eac <HAL_RCC_ClockConfig+0x1f4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d901      	bls.n	8000d0a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	e0ca      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d0a:	4b67      	ldr	r3, [pc, #412]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2207      	movs	r2, #7
 8000d10:	4013      	ands	r3, r2
 8000d12:	683a      	ldr	r2, [r7, #0]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d1ee      	bne.n	8000cf6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d015      	beq.n	8000d4e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2204      	movs	r2, #4
 8000d28:	4013      	ands	r3, r2
 8000d2a:	d006      	beq.n	8000d3a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000d2c:	4b60      	ldr	r3, [pc, #384]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	4b5f      	ldr	r3, [pc, #380]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d32:	21e0      	movs	r1, #224	@ 0xe0
 8000d34:	01c9      	lsls	r1, r1, #7
 8000d36:	430a      	orrs	r2, r1
 8000d38:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d3a:	4b5d      	ldr	r3, [pc, #372]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	4a5d      	ldr	r2, [pc, #372]	@ (8000eb4 <HAL_RCC_ClockConfig+0x1fc>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	0019      	movs	r1, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	689a      	ldr	r2, [r3, #8]
 8000d48:	4b59      	ldr	r3, [pc, #356]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2201      	movs	r2, #1
 8000d54:	4013      	ands	r3, r2
 8000d56:	d057      	beq.n	8000e08 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d107      	bne.n	8000d70 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d60:	4b53      	ldr	r3, [pc, #332]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	2380      	movs	r3, #128	@ 0x80
 8000d66:	029b      	lsls	r3, r3, #10
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d12b      	bne.n	8000dc4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	e097      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d107      	bne.n	8000d88 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000d78:	4b4d      	ldr	r3, [pc, #308]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	2380      	movs	r3, #128	@ 0x80
 8000d7e:	049b      	lsls	r3, r3, #18
 8000d80:	4013      	ands	r3, r2
 8000d82:	d11f      	bne.n	8000dc4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
 8000d86:	e08b      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d107      	bne.n	8000da0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d90:	4b47      	ldr	r3, [pc, #284]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	2380      	movs	r3, #128	@ 0x80
 8000d96:	00db      	lsls	r3, r3, #3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d113      	bne.n	8000dc4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e07f      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	d106      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000da8:	4b41      	ldr	r3, [pc, #260]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dac:	2202      	movs	r2, #2
 8000dae:	4013      	ands	r3, r2
 8000db0:	d108      	bne.n	8000dc4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e074      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000db6:	4b3e      	ldr	r3, [pc, #248]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000dba:	2202      	movs	r2, #2
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d101      	bne.n	8000dc4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e06d      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	2207      	movs	r2, #7
 8000dca:	4393      	bics	r3, r2
 8000dcc:	0019      	movs	r1, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	4b37      	ldr	r3, [pc, #220]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000dd8:	f7ff fb60 	bl	800049c <HAL_GetTick>
 8000ddc:	0003      	movs	r3, r0
 8000dde:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000de0:	e009      	b.n	8000df6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de2:	f7ff fb5b 	bl	800049c <HAL_GetTick>
 8000de6:	0002      	movs	r2, r0
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	4a2f      	ldr	r2, [pc, #188]	@ (8000eac <HAL_RCC_ClockConfig+0x1f4>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e054      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000df6:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	2238      	movs	r2, #56	@ 0x38
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	00db      	lsls	r3, r3, #3
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d1ec      	bne.n	8000de2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000e08:	4b27      	ldr	r3, [pc, #156]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2207      	movs	r2, #7
 8000e0e:	4013      	ands	r3, r2
 8000e10:	683a      	ldr	r2, [r7, #0]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d21e      	bcs.n	8000e54 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e16:	4b24      	ldr	r3, [pc, #144]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2207      	movs	r2, #7
 8000e1c:	4393      	bics	r3, r2
 8000e1e:	0019      	movs	r1, r3
 8000e20:	4b21      	ldr	r3, [pc, #132]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e22:	683a      	ldr	r2, [r7, #0]
 8000e24:	430a      	orrs	r2, r1
 8000e26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000e28:	f7ff fb38 	bl	800049c <HAL_GetTick>
 8000e2c:	0003      	movs	r3, r0
 8000e2e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e30:	e009      	b.n	8000e46 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e32:	f7ff fb33 	bl	800049c <HAL_GetTick>
 8000e36:	0002      	movs	r2, r0
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000eac <HAL_RCC_ClockConfig+0x1f4>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e02c      	b.n	8000ea0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e46:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2207      	movs	r2, #7
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	683a      	ldr	r2, [r7, #0]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d1ee      	bne.n	8000e32 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2204      	movs	r2, #4
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	d009      	beq.n	8000e72 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	4a15      	ldr	r2, [pc, #84]	@ (8000eb8 <HAL_RCC_ClockConfig+0x200>)
 8000e64:	4013      	ands	r3, r2
 8000e66:	0019      	movs	r1, r3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	68da      	ldr	r2, [r3, #12]
 8000e6c:	4b10      	ldr	r3, [pc, #64]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e6e:	430a      	orrs	r2, r1
 8000e70:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000e72:	f000 f829 	bl	8000ec8 <HAL_RCC_GetSysClockFreq>
 8000e76:	0001      	movs	r1, r0
 8000e78:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	0a1b      	lsrs	r3, r3, #8
 8000e7e:	220f      	movs	r2, #15
 8000e80:	401a      	ands	r2, r3
 8000e82:	4b0e      	ldr	r3, [pc, #56]	@ (8000ebc <HAL_RCC_ClockConfig+0x204>)
 8000e84:	0092      	lsls	r2, r2, #2
 8000e86:	58d3      	ldr	r3, [r2, r3]
 8000e88:	221f      	movs	r2, #31
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	000a      	movs	r2, r1
 8000e8e:	40da      	lsrs	r2, r3
 8000e90:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec0 <HAL_RCC_ClockConfig+0x208>)
 8000e92:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8000e94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <HAL_RCC_ClockConfig+0x20c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	0018      	movs	r0, r3
 8000e9a:	f7ff faa3 	bl	80003e4 <HAL_InitTick>
 8000e9e:	0003      	movs	r3, r0
}
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b004      	add	sp, #16
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40022000 	.word	0x40022000
 8000eac:	00001388 	.word	0x00001388
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	fffff0ff 	.word	0xfffff0ff
 8000eb8:	ffff8fff 	.word	0xffff8fff
 8000ebc:	08001068 	.word	0x08001068
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000004 	.word	0x20000004

08000ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ece:	4b3c      	ldr	r3, [pc, #240]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	2238      	movs	r2, #56	@ 0x38
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	d10f      	bne.n	8000ef8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8000ed8:	4b39      	ldr	r3, [pc, #228]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	0adb      	lsrs	r3, r3, #11
 8000ede:	2207      	movs	r2, #7
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	409a      	lsls	r2, r3
 8000ee6:	0013      	movs	r3, r2
 8000ee8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8000eea:	6839      	ldr	r1, [r7, #0]
 8000eec:	4835      	ldr	r0, [pc, #212]	@ (8000fc4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8000eee:	f7ff f907 	bl	8000100 <__udivsi3>
 8000ef2:	0003      	movs	r3, r0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	e05d      	b.n	8000fb4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ef8:	4b31      	ldr	r3, [pc, #196]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	2238      	movs	r2, #56	@ 0x38
 8000efe:	4013      	ands	r3, r2
 8000f00:	2b08      	cmp	r3, #8
 8000f02:	d102      	bne.n	8000f0a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8000f04:	4b30      	ldr	r3, [pc, #192]	@ (8000fc8 <HAL_RCC_GetSysClockFreq+0x100>)
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	e054      	b.n	8000fb4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f0c:	689b      	ldr	r3, [r3, #8]
 8000f0e:	2238      	movs	r2, #56	@ 0x38
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b10      	cmp	r3, #16
 8000f14:	d138      	bne.n	8000f88 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000f16:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000f20:	4b27      	ldr	r3, [pc, #156]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	091b      	lsrs	r3, r3, #4
 8000f26:	2207      	movs	r2, #7
 8000f28:	4013      	ands	r3, r2
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2b03      	cmp	r3, #3
 8000f32:	d10d      	bne.n	8000f50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000f34:	68b9      	ldr	r1, [r7, #8]
 8000f36:	4824      	ldr	r0, [pc, #144]	@ (8000fc8 <HAL_RCC_GetSysClockFreq+0x100>)
 8000f38:	f7ff f8e2 	bl	8000100 <__udivsi3>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	0019      	movs	r1, r3
 8000f40:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	0a1b      	lsrs	r3, r3, #8
 8000f46:	227f      	movs	r2, #127	@ 0x7f
 8000f48:	4013      	ands	r3, r2
 8000f4a:	434b      	muls	r3, r1
 8000f4c:	617b      	str	r3, [r7, #20]
        break;
 8000f4e:	e00d      	b.n	8000f6c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8000f50:	68b9      	ldr	r1, [r7, #8]
 8000f52:	481c      	ldr	r0, [pc, #112]	@ (8000fc4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8000f54:	f7ff f8d4 	bl	8000100 <__udivsi3>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	4b18      	ldr	r3, [pc, #96]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	0a1b      	lsrs	r3, r3, #8
 8000f62:	227f      	movs	r2, #127	@ 0x7f
 8000f64:	4013      	ands	r3, r2
 8000f66:	434b      	muls	r3, r1
 8000f68:	617b      	str	r3, [r7, #20]
        break;
 8000f6a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8000f6c:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	0f5b      	lsrs	r3, r3, #29
 8000f72:	2207      	movs	r2, #7
 8000f74:	4013      	ands	r3, r2
 8000f76:	3301      	adds	r3, #1
 8000f78:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	6978      	ldr	r0, [r7, #20]
 8000f7e:	f7ff f8bf 	bl	8000100 <__udivsi3>
 8000f82:	0003      	movs	r3, r0
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	e015      	b.n	8000fb4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000f88:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	2238      	movs	r2, #56	@ 0x38
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b20      	cmp	r3, #32
 8000f92:	d103      	bne.n	8000f9c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8000f94:	2380      	movs	r3, #128	@ 0x80
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	e00b      	b.n	8000fb4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	2238      	movs	r2, #56	@ 0x38
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	2b18      	cmp	r3, #24
 8000fa6:	d103      	bne.n	8000fb0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8000fa8:	23fa      	movs	r3, #250	@ 0xfa
 8000faa:	01db      	lsls	r3, r3, #7
 8000fac:	613b      	str	r3, [r7, #16]
 8000fae:	e001      	b.n	8000fb4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8000fb4:	693b      	ldr	r3, [r7, #16]
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b006      	add	sp, #24
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	00f42400 	.word	0x00f42400
 8000fc8:	007a1200 	.word	0x007a1200

08000fcc <app_init>:

volatile uint32_t test1 = 0;



void app_init() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	test_fn();
 8000fd0:	f000 f80d 	bl	8000fee <test_fn>
	test1 = 2;
 8000fd4:	4b02      	ldr	r3, [pc, #8]	@ (8000fe0 <app_init+0x14>)
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	601a      	str	r2, [r3, #0]
}
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	2000002c 	.word	0x2000002c

08000fe4 <app_loop>:


void app_loop() {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0

}
 8000fe8:	46c0      	nop			@ (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <test_fn>:





void test_fn() {
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	af00      	add	r7, sp, #0

}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <memset>:
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	1882      	adds	r2, r0, r2
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d100      	bne.n	8001002 <memset+0xa>
 8001000:	4770      	bx	lr
 8001002:	7019      	strb	r1, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	e7f9      	b.n	8000ffc <memset+0x4>

08001008 <__libc_init_array>:
 8001008:	b570      	push	{r4, r5, r6, lr}
 800100a:	2600      	movs	r6, #0
 800100c:	4c0c      	ldr	r4, [pc, #48]	@ (8001040 <__libc_init_array+0x38>)
 800100e:	4d0d      	ldr	r5, [pc, #52]	@ (8001044 <__libc_init_array+0x3c>)
 8001010:	1b64      	subs	r4, r4, r5
 8001012:	10a4      	asrs	r4, r4, #2
 8001014:	42a6      	cmp	r6, r4
 8001016:	d109      	bne.n	800102c <__libc_init_array+0x24>
 8001018:	2600      	movs	r6, #0
 800101a:	f000 f819 	bl	8001050 <_init>
 800101e:	4c0a      	ldr	r4, [pc, #40]	@ (8001048 <__libc_init_array+0x40>)
 8001020:	4d0a      	ldr	r5, [pc, #40]	@ (800104c <__libc_init_array+0x44>)
 8001022:	1b64      	subs	r4, r4, r5
 8001024:	10a4      	asrs	r4, r4, #2
 8001026:	42a6      	cmp	r6, r4
 8001028:	d105      	bne.n	8001036 <__libc_init_array+0x2e>
 800102a:	bd70      	pop	{r4, r5, r6, pc}
 800102c:	00b3      	lsls	r3, r6, #2
 800102e:	58eb      	ldr	r3, [r5, r3]
 8001030:	4798      	blx	r3
 8001032:	3601      	adds	r6, #1
 8001034:	e7ee      	b.n	8001014 <__libc_init_array+0xc>
 8001036:	00b3      	lsls	r3, r6, #2
 8001038:	58eb      	ldr	r3, [r5, r3]
 800103a:	4798      	blx	r3
 800103c:	3601      	adds	r6, #1
 800103e:	e7f2      	b.n	8001026 <__libc_init_array+0x1e>
 8001040:	080010a8 	.word	0x080010a8
 8001044:	080010a8 	.word	0x080010a8
 8001048:	080010ac 	.word	0x080010ac
 800104c:	080010a8 	.word	0x080010a8

08001050 <_init>:
 8001050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001052:	46c0      	nop			@ (mov r8, r8)
 8001054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001056:	bc08      	pop	{r3}
 8001058:	469e      	mov	lr, r3
 800105a:	4770      	bx	lr

0800105c <_fini>:
 800105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105e:	46c0      	nop			@ (mov r8, r8)
 8001060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001062:	bc08      	pop	{r3}
 8001064:	469e      	mov	lr, r3
 8001066:	4770      	bx	lr
