Source Block: hdl/library/common/ad_dds_sine.v@47:57@HdlIdDef
  input       [ 15:0]     angle,
  output  reg [ 15:0]     sine,
  input       [ DW:0]     ddata_in,
  output  reg [ DW:0]     ddata_out);

  localparam  DW = DELAY_DATA_WIDTH - 1;

  // internal registers

  reg     [ 33:0]   s1_data_p = 'd0;
  reg     [ 33:0]   s1_data_n = 'd0;

Diff Content:
- 52   localparam  DW = DELAY_DATA_WIDTH - 1;
+ 52   input                             clk,
+ 52   input   [15:0]                    angle,
+ 52   output  [15:0]                    sine,
+ 52   input   [(DELAY_DATA_WIDTH-1):0]  ddata_in,
+ 52   output  [(DELAY_DATA_WIDTH-1):0]  ddata_out);

Clone Blocks:
