

================================================================
== Vivado HLS Report for 'transpose_matrix_1'
================================================================
* Date:           Mon Jun 19 20:01:24 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.084 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x i16]* %input_0, i64 0, i64 0" [dct.c:35]   --->   Operation 9 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:35]   --->   Operation 10 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x i16]* %input_1, i64 0, i64 0" [dct.c:35]   --->   Operation 11 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:35]   --->   Operation 12 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x i16]* %input_2, i64 0, i64 0" [dct.c:35]   --->   Operation 13 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:35]   --->   Operation 14 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x i16]* %input_3, i64 0, i64 0" [dct.c:35]   --->   Operation 15 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:35]   --->   Operation 16 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [8 x i16]* %input_4, i64 0, i64 0" [dct.c:35]   --->   Operation 17 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:35]   --->   Operation 18 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [8 x i16]* %input_5, i64 0, i64 0" [dct.c:35]   --->   Operation 19 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:35]   --->   Operation 20 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [8 x i16]* %input_6, i64 0, i64 0" [dct.c:35]   --->   Operation 21 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:35]   --->   Operation 22 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [8 x i16]* %input_7, i64 0, i64 0" [dct.c:35]   --->   Operation 23 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:35]   --->   Operation 24 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr [8 x i16]* %input_0, i64 0, i64 1" [dct.c:35]   --->   Operation 25 'getelementptr' 'input_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.54ns)   --->   "%input_0_load_8 = load i16* %input_0_addr_8, align 2" [dct.c:35]   --->   Operation 26 'load' 'input_0_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_1_addr_8 = getelementptr [8 x i16]* %input_1, i64 0, i64 1" [dct.c:35]   --->   Operation 27 'getelementptr' 'input_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.54ns)   --->   "%input_1_load_8 = load i16* %input_1_addr_8, align 2" [dct.c:35]   --->   Operation 28 'load' 'input_1_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_2_addr_8 = getelementptr [8 x i16]* %input_2, i64 0, i64 1" [dct.c:35]   --->   Operation 29 'getelementptr' 'input_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.54ns)   --->   "%input_2_load_8 = load i16* %input_2_addr_8, align 2" [dct.c:35]   --->   Operation 30 'load' 'input_2_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_3_addr_8 = getelementptr [8 x i16]* %input_3, i64 0, i64 1" [dct.c:35]   --->   Operation 31 'getelementptr' 'input_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.54ns)   --->   "%input_3_load_8 = load i16* %input_3_addr_8, align 2" [dct.c:35]   --->   Operation 32 'load' 'input_3_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_4_addr_8 = getelementptr [8 x i16]* %input_4, i64 0, i64 1" [dct.c:35]   --->   Operation 33 'getelementptr' 'input_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.54ns)   --->   "%input_4_load_8 = load i16* %input_4_addr_8, align 2" [dct.c:35]   --->   Operation 34 'load' 'input_4_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_5_addr_8 = getelementptr [8 x i16]* %input_5, i64 0, i64 1" [dct.c:35]   --->   Operation 35 'getelementptr' 'input_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.54ns)   --->   "%input_5_load_8 = load i16* %input_5_addr_8, align 2" [dct.c:35]   --->   Operation 36 'load' 'input_5_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_6_addr_8 = getelementptr [8 x i16]* %input_6, i64 0, i64 1" [dct.c:35]   --->   Operation 37 'getelementptr' 'input_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.54ns)   --->   "%input_6_load_8 = load i16* %input_6_addr_8, align 2" [dct.c:35]   --->   Operation 38 'load' 'input_6_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_7_addr_8 = getelementptr [8 x i16]* %input_7, i64 0, i64 1" [dct.c:35]   --->   Operation 39 'getelementptr' 'input_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.54ns)   --->   "%input_7_load_8 = load i16* %input_7_addr_8, align 2" [dct.c:35]   --->   Operation 40 'load' 'input_7_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 41 [1/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:35]   --->   Operation 41 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [8 x i16]* %output_0, i64 0, i64 0" [dct.c:35]   --->   Operation 42 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "store i16 %input_0_load, i16* %output_0_addr, align 2" [dct.c:35]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:35]   --->   Operation 44 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_0_addr_8 = getelementptr [8 x i16]* %output_0, i64 0, i64 1" [dct.c:35]   --->   Operation 45 'getelementptr' 'output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.54ns)   --->   "store i16 %input_1_load, i16* %output_0_addr_8, align 2" [dct.c:35]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:35]   --->   Operation 47 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:35]   --->   Operation 48 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:35]   --->   Operation 49 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:35]   --->   Operation 50 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:35]   --->   Operation 51 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:35]   --->   Operation 52 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/2] (0.54ns)   --->   "%input_0_load_8 = load i16* %input_0_addr_8, align 2" [dct.c:35]   --->   Operation 53 'load' 'input_0_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [8 x i16]* %output_1, i64 0, i64 0" [dct.c:35]   --->   Operation 54 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.54ns)   --->   "store i16 %input_0_load_8, i16* %output_1_addr, align 2" [dct.c:35]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (0.54ns)   --->   "%input_1_load_8 = load i16* %input_1_addr_8, align 2" [dct.c:35]   --->   Operation 56 'load' 'input_1_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%output_1_addr_8 = getelementptr [8 x i16]* %output_1, i64 0, i64 1" [dct.c:35]   --->   Operation 57 'getelementptr' 'output_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "store i16 %input_1_load_8, i16* %output_1_addr_8, align 2" [dct.c:35]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/2] (0.54ns)   --->   "%input_2_load_8 = load i16* %input_2_addr_8, align 2" [dct.c:35]   --->   Operation 59 'load' 'input_2_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/2] (0.54ns)   --->   "%input_3_load_8 = load i16* %input_3_addr_8, align 2" [dct.c:35]   --->   Operation 60 'load' 'input_3_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/2] (0.54ns)   --->   "%input_4_load_8 = load i16* %input_4_addr_8, align 2" [dct.c:35]   --->   Operation 61 'load' 'input_4_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/2] (0.54ns)   --->   "%input_5_load_8 = load i16* %input_5_addr_8, align 2" [dct.c:35]   --->   Operation 62 'load' 'input_5_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/2] (0.54ns)   --->   "%input_6_load_8 = load i16* %input_6_addr_8, align 2" [dct.c:35]   --->   Operation 63 'load' 'input_6_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/2] (0.54ns)   --->   "%input_7_load_8 = load i16* %input_7_addr_8, align 2" [dct.c:35]   --->   Operation 64 'load' 'input_7_load_8' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr [8 x i16]* %input_0, i64 0, i64 2" [dct.c:35]   --->   Operation 65 'getelementptr' 'input_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (0.54ns)   --->   "%input_0_load_9 = load i16* %input_0_addr_9, align 2" [dct.c:35]   --->   Operation 66 'load' 'input_0_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_1_addr_9 = getelementptr [8 x i16]* %input_1, i64 0, i64 2" [dct.c:35]   --->   Operation 67 'getelementptr' 'input_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.54ns)   --->   "%input_1_load_9 = load i16* %input_1_addr_9, align 2" [dct.c:35]   --->   Operation 68 'load' 'input_1_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%input_2_addr_9 = getelementptr [8 x i16]* %input_2, i64 0, i64 2" [dct.c:35]   --->   Operation 69 'getelementptr' 'input_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (0.54ns)   --->   "%input_2_load_9 = load i16* %input_2_addr_9, align 2" [dct.c:35]   --->   Operation 70 'load' 'input_2_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%input_3_addr_9 = getelementptr [8 x i16]* %input_3, i64 0, i64 2" [dct.c:35]   --->   Operation 71 'getelementptr' 'input_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (0.54ns)   --->   "%input_3_load_9 = load i16* %input_3_addr_9, align 2" [dct.c:35]   --->   Operation 72 'load' 'input_3_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%input_4_addr_9 = getelementptr [8 x i16]* %input_4, i64 0, i64 2" [dct.c:35]   --->   Operation 73 'getelementptr' 'input_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.54ns)   --->   "%input_4_load_9 = load i16* %input_4_addr_9, align 2" [dct.c:35]   --->   Operation 74 'load' 'input_4_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%input_5_addr_9 = getelementptr [8 x i16]* %input_5, i64 0, i64 2" [dct.c:35]   --->   Operation 75 'getelementptr' 'input_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.54ns)   --->   "%input_5_load_9 = load i16* %input_5_addr_9, align 2" [dct.c:35]   --->   Operation 76 'load' 'input_5_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_6_addr_9 = getelementptr [8 x i16]* %input_6, i64 0, i64 2" [dct.c:35]   --->   Operation 77 'getelementptr' 'input_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.54ns)   --->   "%input_6_load_9 = load i16* %input_6_addr_9, align 2" [dct.c:35]   --->   Operation 78 'load' 'input_6_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_7_addr_9 = getelementptr [8 x i16]* %input_7, i64 0, i64 2" [dct.c:35]   --->   Operation 79 'getelementptr' 'input_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (0.54ns)   --->   "%input_7_load_9 = load i16* %input_7_addr_9, align 2" [dct.c:35]   --->   Operation 80 'load' 'input_7_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr [8 x i16]* %input_0, i64 0, i64 3" [dct.c:35]   --->   Operation 81 'getelementptr' 'input_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.54ns)   --->   "%input_0_load_10 = load i16* %input_0_addr_10, align 2" [dct.c:35]   --->   Operation 82 'load' 'input_0_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%input_1_addr_10 = getelementptr [8 x i16]* %input_1, i64 0, i64 3" [dct.c:35]   --->   Operation 83 'getelementptr' 'input_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (0.54ns)   --->   "%input_1_load_10 = load i16* %input_1_addr_10, align 2" [dct.c:35]   --->   Operation 84 'load' 'input_1_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_2_addr_10 = getelementptr [8 x i16]* %input_2, i64 0, i64 3" [dct.c:35]   --->   Operation 85 'getelementptr' 'input_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (0.54ns)   --->   "%input_2_load_10 = load i16* %input_2_addr_10, align 2" [dct.c:35]   --->   Operation 86 'load' 'input_2_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_3_addr_10 = getelementptr [8 x i16]* %input_3, i64 0, i64 3" [dct.c:35]   --->   Operation 87 'getelementptr' 'input_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (0.54ns)   --->   "%input_3_load_10 = load i16* %input_3_addr_10, align 2" [dct.c:35]   --->   Operation 88 'load' 'input_3_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%input_4_addr_10 = getelementptr [8 x i16]* %input_4, i64 0, i64 3" [dct.c:35]   --->   Operation 89 'getelementptr' 'input_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (0.54ns)   --->   "%input_4_load_10 = load i16* %input_4_addr_10, align 2" [dct.c:35]   --->   Operation 90 'load' 'input_4_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%input_5_addr_10 = getelementptr [8 x i16]* %input_5, i64 0, i64 3" [dct.c:35]   --->   Operation 91 'getelementptr' 'input_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.54ns)   --->   "%input_5_load_10 = load i16* %input_5_addr_10, align 2" [dct.c:35]   --->   Operation 92 'load' 'input_5_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%input_6_addr_10 = getelementptr [8 x i16]* %input_6, i64 0, i64 3" [dct.c:35]   --->   Operation 93 'getelementptr' 'input_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (0.54ns)   --->   "%input_6_load_10 = load i16* %input_6_addr_10, align 2" [dct.c:35]   --->   Operation 94 'load' 'input_6_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%input_7_addr_10 = getelementptr [8 x i16]* %input_7, i64 0, i64 3" [dct.c:35]   --->   Operation 95 'getelementptr' 'input_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (0.54ns)   --->   "%input_7_load_10 = load i16* %input_7_addr_10, align 2" [dct.c:35]   --->   Operation 96 'load' 'input_7_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%output_0_addr_9 = getelementptr [8 x i16]* %output_0, i64 0, i64 2" [dct.c:35]   --->   Operation 97 'getelementptr' 'output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.54ns)   --->   "store i16 %input_2_load, i16* %output_0_addr_9, align 2" [dct.c:35]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%output_0_addr_10 = getelementptr [8 x i16]* %output_0, i64 0, i64 3" [dct.c:35]   --->   Operation 99 'getelementptr' 'output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.54ns)   --->   "store i16 %input_3_load, i16* %output_0_addr_10, align 2" [dct.c:35]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%output_1_addr_9 = getelementptr [8 x i16]* %output_1, i64 0, i64 2" [dct.c:35]   --->   Operation 101 'getelementptr' 'output_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.54ns)   --->   "store i16 %input_2_load_8, i16* %output_1_addr_9, align 2" [dct.c:35]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%output_1_addr_10 = getelementptr [8 x i16]* %output_1, i64 0, i64 3" [dct.c:35]   --->   Operation 103 'getelementptr' 'output_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.54ns)   --->   "store i16 %input_3_load_8, i16* %output_1_addr_10, align 2" [dct.c:35]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 105 [1/2] (0.54ns)   --->   "%input_0_load_9 = load i16* %input_0_addr_9, align 2" [dct.c:35]   --->   Operation 105 'load' 'input_0_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [8 x i16]* %output_2, i64 0, i64 0" [dct.c:35]   --->   Operation 106 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.54ns)   --->   "store i16 %input_0_load_9, i16* %output_2_addr, align 2" [dct.c:35]   --->   Operation 107 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 108 [1/2] (0.54ns)   --->   "%input_1_load_9 = load i16* %input_1_addr_9, align 2" [dct.c:35]   --->   Operation 108 'load' 'input_1_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%output_2_addr_8 = getelementptr [8 x i16]* %output_2, i64 0, i64 1" [dct.c:35]   --->   Operation 109 'getelementptr' 'output_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.54ns)   --->   "store i16 %input_1_load_9, i16* %output_2_addr_8, align 2" [dct.c:35]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 111 [1/2] (0.54ns)   --->   "%input_2_load_9 = load i16* %input_2_addr_9, align 2" [dct.c:35]   --->   Operation 111 'load' 'input_2_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 112 [1/2] (0.54ns)   --->   "%input_3_load_9 = load i16* %input_3_addr_9, align 2" [dct.c:35]   --->   Operation 112 'load' 'input_3_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 113 [1/2] (0.54ns)   --->   "%input_4_load_9 = load i16* %input_4_addr_9, align 2" [dct.c:35]   --->   Operation 113 'load' 'input_4_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 114 [1/2] (0.54ns)   --->   "%input_5_load_9 = load i16* %input_5_addr_9, align 2" [dct.c:35]   --->   Operation 114 'load' 'input_5_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 115 [1/2] (0.54ns)   --->   "%input_6_load_9 = load i16* %input_6_addr_9, align 2" [dct.c:35]   --->   Operation 115 'load' 'input_6_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 116 [1/2] (0.54ns)   --->   "%input_7_load_9 = load i16* %input_7_addr_9, align 2" [dct.c:35]   --->   Operation 116 'load' 'input_7_load_9' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 117 [1/2] (0.54ns)   --->   "%input_0_load_10 = load i16* %input_0_addr_10, align 2" [dct.c:35]   --->   Operation 117 'load' 'input_0_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [8 x i16]* %output_3, i64 0, i64 0" [dct.c:35]   --->   Operation 118 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.54ns)   --->   "store i16 %input_0_load_10, i16* %output_3_addr, align 2" [dct.c:35]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 120 [1/2] (0.54ns)   --->   "%input_1_load_10 = load i16* %input_1_addr_10, align 2" [dct.c:35]   --->   Operation 120 'load' 'input_1_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%output_3_addr_8 = getelementptr [8 x i16]* %output_3, i64 0, i64 1" [dct.c:35]   --->   Operation 121 'getelementptr' 'output_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.54ns)   --->   "store i16 %input_1_load_10, i16* %output_3_addr_8, align 2" [dct.c:35]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 123 [1/2] (0.54ns)   --->   "%input_2_load_10 = load i16* %input_2_addr_10, align 2" [dct.c:35]   --->   Operation 123 'load' 'input_2_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 124 [1/2] (0.54ns)   --->   "%input_3_load_10 = load i16* %input_3_addr_10, align 2" [dct.c:35]   --->   Operation 124 'load' 'input_3_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 125 [1/2] (0.54ns)   --->   "%input_4_load_10 = load i16* %input_4_addr_10, align 2" [dct.c:35]   --->   Operation 125 'load' 'input_4_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 126 [1/2] (0.54ns)   --->   "%input_5_load_10 = load i16* %input_5_addr_10, align 2" [dct.c:35]   --->   Operation 126 'load' 'input_5_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 127 [1/2] (0.54ns)   --->   "%input_6_load_10 = load i16* %input_6_addr_10, align 2" [dct.c:35]   --->   Operation 127 'load' 'input_6_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 128 [1/2] (0.54ns)   --->   "%input_7_load_10 = load i16* %input_7_addr_10, align 2" [dct.c:35]   --->   Operation 128 'load' 'input_7_load_10' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr [8 x i16]* %input_0, i64 0, i64 4" [dct.c:35]   --->   Operation 129 'getelementptr' 'input_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (0.54ns)   --->   "%input_0_load_11 = load i16* %input_0_addr_11, align 2" [dct.c:35]   --->   Operation 130 'load' 'input_0_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%input_1_addr_11 = getelementptr [8 x i16]* %input_1, i64 0, i64 4" [dct.c:35]   --->   Operation 131 'getelementptr' 'input_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (0.54ns)   --->   "%input_1_load_11 = load i16* %input_1_addr_11, align 2" [dct.c:35]   --->   Operation 132 'load' 'input_1_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%input_2_addr_11 = getelementptr [8 x i16]* %input_2, i64 0, i64 4" [dct.c:35]   --->   Operation 133 'getelementptr' 'input_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (0.54ns)   --->   "%input_2_load_11 = load i16* %input_2_addr_11, align 2" [dct.c:35]   --->   Operation 134 'load' 'input_2_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%input_3_addr_11 = getelementptr [8 x i16]* %input_3, i64 0, i64 4" [dct.c:35]   --->   Operation 135 'getelementptr' 'input_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (0.54ns)   --->   "%input_3_load_11 = load i16* %input_3_addr_11, align 2" [dct.c:35]   --->   Operation 136 'load' 'input_3_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%input_4_addr_11 = getelementptr [8 x i16]* %input_4, i64 0, i64 4" [dct.c:35]   --->   Operation 137 'getelementptr' 'input_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (0.54ns)   --->   "%input_4_load_11 = load i16* %input_4_addr_11, align 2" [dct.c:35]   --->   Operation 138 'load' 'input_4_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%input_5_addr_11 = getelementptr [8 x i16]* %input_5, i64 0, i64 4" [dct.c:35]   --->   Operation 139 'getelementptr' 'input_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (0.54ns)   --->   "%input_5_load_11 = load i16* %input_5_addr_11, align 2" [dct.c:35]   --->   Operation 140 'load' 'input_5_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%input_6_addr_11 = getelementptr [8 x i16]* %input_6, i64 0, i64 4" [dct.c:35]   --->   Operation 141 'getelementptr' 'input_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (0.54ns)   --->   "%input_6_load_11 = load i16* %input_6_addr_11, align 2" [dct.c:35]   --->   Operation 142 'load' 'input_6_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%input_7_addr_11 = getelementptr [8 x i16]* %input_7, i64 0, i64 4" [dct.c:35]   --->   Operation 143 'getelementptr' 'input_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (0.54ns)   --->   "%input_7_load_11 = load i16* %input_7_addr_11, align 2" [dct.c:35]   --->   Operation 144 'load' 'input_7_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr [8 x i16]* %input_0, i64 0, i64 5" [dct.c:35]   --->   Operation 145 'getelementptr' 'input_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (0.54ns)   --->   "%input_0_load_12 = load i16* %input_0_addr_12, align 2" [dct.c:35]   --->   Operation 146 'load' 'input_0_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%input_1_addr_12 = getelementptr [8 x i16]* %input_1, i64 0, i64 5" [dct.c:35]   --->   Operation 147 'getelementptr' 'input_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (0.54ns)   --->   "%input_1_load_12 = load i16* %input_1_addr_12, align 2" [dct.c:35]   --->   Operation 148 'load' 'input_1_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%input_2_addr_12 = getelementptr [8 x i16]* %input_2, i64 0, i64 5" [dct.c:35]   --->   Operation 149 'getelementptr' 'input_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (0.54ns)   --->   "%input_2_load_12 = load i16* %input_2_addr_12, align 2" [dct.c:35]   --->   Operation 150 'load' 'input_2_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%input_3_addr_12 = getelementptr [8 x i16]* %input_3, i64 0, i64 5" [dct.c:35]   --->   Operation 151 'getelementptr' 'input_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (0.54ns)   --->   "%input_3_load_12 = load i16* %input_3_addr_12, align 2" [dct.c:35]   --->   Operation 152 'load' 'input_3_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%input_4_addr_12 = getelementptr [8 x i16]* %input_4, i64 0, i64 5" [dct.c:35]   --->   Operation 153 'getelementptr' 'input_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (0.54ns)   --->   "%input_4_load_12 = load i16* %input_4_addr_12, align 2" [dct.c:35]   --->   Operation 154 'load' 'input_4_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%input_5_addr_12 = getelementptr [8 x i16]* %input_5, i64 0, i64 5" [dct.c:35]   --->   Operation 155 'getelementptr' 'input_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (0.54ns)   --->   "%input_5_load_12 = load i16* %input_5_addr_12, align 2" [dct.c:35]   --->   Operation 156 'load' 'input_5_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%input_6_addr_12 = getelementptr [8 x i16]* %input_6, i64 0, i64 5" [dct.c:35]   --->   Operation 157 'getelementptr' 'input_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (0.54ns)   --->   "%input_6_load_12 = load i16* %input_6_addr_12, align 2" [dct.c:35]   --->   Operation 158 'load' 'input_6_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%input_7_addr_12 = getelementptr [8 x i16]* %input_7, i64 0, i64 5" [dct.c:35]   --->   Operation 159 'getelementptr' 'input_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (0.54ns)   --->   "%input_7_load_12 = load i16* %input_7_addr_12, align 2" [dct.c:35]   --->   Operation 160 'load' 'input_7_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%output_0_addr_11 = getelementptr [8 x i16]* %output_0, i64 0, i64 4" [dct.c:35]   --->   Operation 161 'getelementptr' 'output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.54ns)   --->   "store i16 %input_4_load, i16* %output_0_addr_11, align 2" [dct.c:35]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%output_0_addr_12 = getelementptr [8 x i16]* %output_0, i64 0, i64 5" [dct.c:35]   --->   Operation 163 'getelementptr' 'output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.54ns)   --->   "store i16 %input_5_load, i16* %output_0_addr_12, align 2" [dct.c:35]   --->   Operation 164 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%output_1_addr_11 = getelementptr [8 x i16]* %output_1, i64 0, i64 4" [dct.c:35]   --->   Operation 165 'getelementptr' 'output_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.54ns)   --->   "store i16 %input_4_load_8, i16* %output_1_addr_11, align 2" [dct.c:35]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%output_1_addr_12 = getelementptr [8 x i16]* %output_1, i64 0, i64 5" [dct.c:35]   --->   Operation 167 'getelementptr' 'output_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.54ns)   --->   "store i16 %input_5_load_8, i16* %output_1_addr_12, align 2" [dct.c:35]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%output_2_addr_9 = getelementptr [8 x i16]* %output_2, i64 0, i64 2" [dct.c:35]   --->   Operation 169 'getelementptr' 'output_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.54ns)   --->   "store i16 %input_2_load_9, i16* %output_2_addr_9, align 2" [dct.c:35]   --->   Operation 170 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%output_2_addr_10 = getelementptr [8 x i16]* %output_2, i64 0, i64 3" [dct.c:35]   --->   Operation 171 'getelementptr' 'output_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.54ns)   --->   "store i16 %input_3_load_9, i16* %output_2_addr_10, align 2" [dct.c:35]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%output_3_addr_9 = getelementptr [8 x i16]* %output_3, i64 0, i64 2" [dct.c:35]   --->   Operation 173 'getelementptr' 'output_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.54ns)   --->   "store i16 %input_2_load_10, i16* %output_3_addr_9, align 2" [dct.c:35]   --->   Operation 174 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%output_3_addr_10 = getelementptr [8 x i16]* %output_3, i64 0, i64 3" [dct.c:35]   --->   Operation 175 'getelementptr' 'output_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.54ns)   --->   "store i16 %input_3_load_10, i16* %output_3_addr_10, align 2" [dct.c:35]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 177 [1/2] (0.54ns)   --->   "%input_0_load_11 = load i16* %input_0_addr_11, align 2" [dct.c:35]   --->   Operation 177 'load' 'input_0_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [8 x i16]* %output_4, i64 0, i64 0" [dct.c:35]   --->   Operation 178 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.54ns)   --->   "store i16 %input_0_load_11, i16* %output_4_addr, align 2" [dct.c:35]   --->   Operation 179 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 180 [1/2] (0.54ns)   --->   "%input_1_load_11 = load i16* %input_1_addr_11, align 2" [dct.c:35]   --->   Operation 180 'load' 'input_1_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%output_4_addr_8 = getelementptr [8 x i16]* %output_4, i64 0, i64 1" [dct.c:35]   --->   Operation 181 'getelementptr' 'output_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.54ns)   --->   "store i16 %input_1_load_11, i16* %output_4_addr_8, align 2" [dct.c:35]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 183 [1/2] (0.54ns)   --->   "%input_2_load_11 = load i16* %input_2_addr_11, align 2" [dct.c:35]   --->   Operation 183 'load' 'input_2_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 184 [1/2] (0.54ns)   --->   "%input_3_load_11 = load i16* %input_3_addr_11, align 2" [dct.c:35]   --->   Operation 184 'load' 'input_3_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 185 [1/2] (0.54ns)   --->   "%input_4_load_11 = load i16* %input_4_addr_11, align 2" [dct.c:35]   --->   Operation 185 'load' 'input_4_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 186 [1/2] (0.54ns)   --->   "%input_5_load_11 = load i16* %input_5_addr_11, align 2" [dct.c:35]   --->   Operation 186 'load' 'input_5_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 187 [1/2] (0.54ns)   --->   "%input_6_load_11 = load i16* %input_6_addr_11, align 2" [dct.c:35]   --->   Operation 187 'load' 'input_6_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 188 [1/2] (0.54ns)   --->   "%input_7_load_11 = load i16* %input_7_addr_11, align 2" [dct.c:35]   --->   Operation 188 'load' 'input_7_load_11' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 189 [1/2] (0.54ns)   --->   "%input_0_load_12 = load i16* %input_0_addr_12, align 2" [dct.c:35]   --->   Operation 189 'load' 'input_0_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [8 x i16]* %output_5, i64 0, i64 0" [dct.c:35]   --->   Operation 190 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.54ns)   --->   "store i16 %input_0_load_12, i16* %output_5_addr, align 2" [dct.c:35]   --->   Operation 191 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 192 [1/2] (0.54ns)   --->   "%input_1_load_12 = load i16* %input_1_addr_12, align 2" [dct.c:35]   --->   Operation 192 'load' 'input_1_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%output_5_addr_8 = getelementptr [8 x i16]* %output_5, i64 0, i64 1" [dct.c:35]   --->   Operation 193 'getelementptr' 'output_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.54ns)   --->   "store i16 %input_1_load_12, i16* %output_5_addr_8, align 2" [dct.c:35]   --->   Operation 194 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 195 [1/2] (0.54ns)   --->   "%input_2_load_12 = load i16* %input_2_addr_12, align 2" [dct.c:35]   --->   Operation 195 'load' 'input_2_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 196 [1/2] (0.54ns)   --->   "%input_3_load_12 = load i16* %input_3_addr_12, align 2" [dct.c:35]   --->   Operation 196 'load' 'input_3_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 197 [1/2] (0.54ns)   --->   "%input_4_load_12 = load i16* %input_4_addr_12, align 2" [dct.c:35]   --->   Operation 197 'load' 'input_4_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 198 [1/2] (0.54ns)   --->   "%input_5_load_12 = load i16* %input_5_addr_12, align 2" [dct.c:35]   --->   Operation 198 'load' 'input_5_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 199 [1/2] (0.54ns)   --->   "%input_6_load_12 = load i16* %input_6_addr_12, align 2" [dct.c:35]   --->   Operation 199 'load' 'input_6_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 200 [1/2] (0.54ns)   --->   "%input_7_load_12 = load i16* %input_7_addr_12, align 2" [dct.c:35]   --->   Operation 200 'load' 'input_7_load_12' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr [8 x i16]* %input_0, i64 0, i64 6" [dct.c:35]   --->   Operation 201 'getelementptr' 'input_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (0.54ns)   --->   "%input_0_load_13 = load i16* %input_0_addr_13, align 2" [dct.c:35]   --->   Operation 202 'load' 'input_0_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%input_1_addr_13 = getelementptr [8 x i16]* %input_1, i64 0, i64 6" [dct.c:35]   --->   Operation 203 'getelementptr' 'input_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [2/2] (0.54ns)   --->   "%input_1_load_13 = load i16* %input_1_addr_13, align 2" [dct.c:35]   --->   Operation 204 'load' 'input_1_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%input_2_addr_13 = getelementptr [8 x i16]* %input_2, i64 0, i64 6" [dct.c:35]   --->   Operation 205 'getelementptr' 'input_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [2/2] (0.54ns)   --->   "%input_2_load_13 = load i16* %input_2_addr_13, align 2" [dct.c:35]   --->   Operation 206 'load' 'input_2_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%input_3_addr_13 = getelementptr [8 x i16]* %input_3, i64 0, i64 6" [dct.c:35]   --->   Operation 207 'getelementptr' 'input_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [2/2] (0.54ns)   --->   "%input_3_load_13 = load i16* %input_3_addr_13, align 2" [dct.c:35]   --->   Operation 208 'load' 'input_3_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%input_4_addr_13 = getelementptr [8 x i16]* %input_4, i64 0, i64 6" [dct.c:35]   --->   Operation 209 'getelementptr' 'input_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [2/2] (0.54ns)   --->   "%input_4_load_13 = load i16* %input_4_addr_13, align 2" [dct.c:35]   --->   Operation 210 'load' 'input_4_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%input_5_addr_13 = getelementptr [8 x i16]* %input_5, i64 0, i64 6" [dct.c:35]   --->   Operation 211 'getelementptr' 'input_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [2/2] (0.54ns)   --->   "%input_5_load_13 = load i16* %input_5_addr_13, align 2" [dct.c:35]   --->   Operation 212 'load' 'input_5_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%input_6_addr_13 = getelementptr [8 x i16]* %input_6, i64 0, i64 6" [dct.c:35]   --->   Operation 213 'getelementptr' 'input_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [2/2] (0.54ns)   --->   "%input_6_load_13 = load i16* %input_6_addr_13, align 2" [dct.c:35]   --->   Operation 214 'load' 'input_6_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%input_7_addr_13 = getelementptr [8 x i16]* %input_7, i64 0, i64 6" [dct.c:35]   --->   Operation 215 'getelementptr' 'input_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (0.54ns)   --->   "%input_7_load_13 = load i16* %input_7_addr_13, align 2" [dct.c:35]   --->   Operation 216 'load' 'input_7_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr [8 x i16]* %input_0, i64 0, i64 7" [dct.c:35]   --->   Operation 217 'getelementptr' 'input_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [2/2] (0.54ns)   --->   "%input_0_load_14 = load i16* %input_0_addr_14, align 2" [dct.c:35]   --->   Operation 218 'load' 'input_0_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%input_1_addr_14 = getelementptr [8 x i16]* %input_1, i64 0, i64 7" [dct.c:35]   --->   Operation 219 'getelementptr' 'input_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (0.54ns)   --->   "%input_1_load_14 = load i16* %input_1_addr_14, align 2" [dct.c:35]   --->   Operation 220 'load' 'input_1_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%input_2_addr_14 = getelementptr [8 x i16]* %input_2, i64 0, i64 7" [dct.c:35]   --->   Operation 221 'getelementptr' 'input_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [2/2] (0.54ns)   --->   "%input_2_load_14 = load i16* %input_2_addr_14, align 2" [dct.c:35]   --->   Operation 222 'load' 'input_2_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%input_3_addr_14 = getelementptr [8 x i16]* %input_3, i64 0, i64 7" [dct.c:35]   --->   Operation 223 'getelementptr' 'input_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [2/2] (0.54ns)   --->   "%input_3_load_14 = load i16* %input_3_addr_14, align 2" [dct.c:35]   --->   Operation 224 'load' 'input_3_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%input_4_addr_14 = getelementptr [8 x i16]* %input_4, i64 0, i64 7" [dct.c:35]   --->   Operation 225 'getelementptr' 'input_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [2/2] (0.54ns)   --->   "%input_4_load_14 = load i16* %input_4_addr_14, align 2" [dct.c:35]   --->   Operation 226 'load' 'input_4_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%input_5_addr_14 = getelementptr [8 x i16]* %input_5, i64 0, i64 7" [dct.c:35]   --->   Operation 227 'getelementptr' 'input_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (0.54ns)   --->   "%input_5_load_14 = load i16* %input_5_addr_14, align 2" [dct.c:35]   --->   Operation 228 'load' 'input_5_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%input_6_addr_14 = getelementptr [8 x i16]* %input_6, i64 0, i64 7" [dct.c:35]   --->   Operation 229 'getelementptr' 'input_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [2/2] (0.54ns)   --->   "%input_6_load_14 = load i16* %input_6_addr_14, align 2" [dct.c:35]   --->   Operation 230 'load' 'input_6_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%input_7_addr_14 = getelementptr [8 x i16]* %input_7, i64 0, i64 7" [dct.c:35]   --->   Operation 231 'getelementptr' 'input_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (0.54ns)   --->   "%input_7_load_14 = load i16* %input_7_addr_14, align 2" [dct.c:35]   --->   Operation 232 'load' 'input_7_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%output_0_addr_13 = getelementptr [8 x i16]* %output_0, i64 0, i64 6" [dct.c:35]   --->   Operation 233 'getelementptr' 'output_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.54ns)   --->   "store i16 %input_6_load, i16* %output_0_addr_13, align 2" [dct.c:35]   --->   Operation 234 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%output_0_addr_14 = getelementptr [8 x i16]* %output_0, i64 0, i64 7" [dct.c:35]   --->   Operation 235 'getelementptr' 'output_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.54ns)   --->   "store i16 %input_7_load, i16* %output_0_addr_14, align 2" [dct.c:35]   --->   Operation 236 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%output_1_addr_13 = getelementptr [8 x i16]* %output_1, i64 0, i64 6" [dct.c:35]   --->   Operation 237 'getelementptr' 'output_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.54ns)   --->   "store i16 %input_6_load_8, i16* %output_1_addr_13, align 2" [dct.c:35]   --->   Operation 238 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%output_1_addr_14 = getelementptr [8 x i16]* %output_1, i64 0, i64 7" [dct.c:35]   --->   Operation 239 'getelementptr' 'output_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.54ns)   --->   "store i16 %input_7_load_8, i16* %output_1_addr_14, align 2" [dct.c:35]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%output_2_addr_11 = getelementptr [8 x i16]* %output_2, i64 0, i64 4" [dct.c:35]   --->   Operation 241 'getelementptr' 'output_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.54ns)   --->   "store i16 %input_4_load_9, i16* %output_2_addr_11, align 2" [dct.c:35]   --->   Operation 242 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%output_2_addr_12 = getelementptr [8 x i16]* %output_2, i64 0, i64 5" [dct.c:35]   --->   Operation 243 'getelementptr' 'output_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.54ns)   --->   "store i16 %input_5_load_9, i16* %output_2_addr_12, align 2" [dct.c:35]   --->   Operation 244 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%output_3_addr_11 = getelementptr [8 x i16]* %output_3, i64 0, i64 4" [dct.c:35]   --->   Operation 245 'getelementptr' 'output_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.54ns)   --->   "store i16 %input_4_load_10, i16* %output_3_addr_11, align 2" [dct.c:35]   --->   Operation 246 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%output_3_addr_12 = getelementptr [8 x i16]* %output_3, i64 0, i64 5" [dct.c:35]   --->   Operation 247 'getelementptr' 'output_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.54ns)   --->   "store i16 %input_5_load_10, i16* %output_3_addr_12, align 2" [dct.c:35]   --->   Operation 248 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%output_4_addr_9 = getelementptr [8 x i16]* %output_4, i64 0, i64 2" [dct.c:35]   --->   Operation 249 'getelementptr' 'output_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.54ns)   --->   "store i16 %input_2_load_11, i16* %output_4_addr_9, align 2" [dct.c:35]   --->   Operation 250 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%output_4_addr_10 = getelementptr [8 x i16]* %output_4, i64 0, i64 3" [dct.c:35]   --->   Operation 251 'getelementptr' 'output_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.54ns)   --->   "store i16 %input_3_load_11, i16* %output_4_addr_10, align 2" [dct.c:35]   --->   Operation 252 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%output_5_addr_9 = getelementptr [8 x i16]* %output_5, i64 0, i64 2" [dct.c:35]   --->   Operation 253 'getelementptr' 'output_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.54ns)   --->   "store i16 %input_2_load_12, i16* %output_5_addr_9, align 2" [dct.c:35]   --->   Operation 254 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%output_5_addr_10 = getelementptr [8 x i16]* %output_5, i64 0, i64 3" [dct.c:35]   --->   Operation 255 'getelementptr' 'output_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.54ns)   --->   "store i16 %input_3_load_12, i16* %output_5_addr_10, align 2" [dct.c:35]   --->   Operation 256 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 257 [1/2] (0.54ns)   --->   "%input_0_load_13 = load i16* %input_0_addr_13, align 2" [dct.c:35]   --->   Operation 257 'load' 'input_0_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [8 x i16]* %output_6, i64 0, i64 0" [dct.c:35]   --->   Operation 258 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.54ns)   --->   "store i16 %input_0_load_13, i16* %output_6_addr, align 2" [dct.c:35]   --->   Operation 259 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 260 [1/2] (0.54ns)   --->   "%input_1_load_13 = load i16* %input_1_addr_13, align 2" [dct.c:35]   --->   Operation 260 'load' 'input_1_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%output_6_addr_8 = getelementptr [8 x i16]* %output_6, i64 0, i64 1" [dct.c:35]   --->   Operation 261 'getelementptr' 'output_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.54ns)   --->   "store i16 %input_1_load_13, i16* %output_6_addr_8, align 2" [dct.c:35]   --->   Operation 262 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 263 [1/2] (0.54ns)   --->   "%input_2_load_13 = load i16* %input_2_addr_13, align 2" [dct.c:35]   --->   Operation 263 'load' 'input_2_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 264 [1/2] (0.54ns)   --->   "%input_3_load_13 = load i16* %input_3_addr_13, align 2" [dct.c:35]   --->   Operation 264 'load' 'input_3_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 265 [1/2] (0.54ns)   --->   "%input_4_load_13 = load i16* %input_4_addr_13, align 2" [dct.c:35]   --->   Operation 265 'load' 'input_4_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 266 [1/2] (0.54ns)   --->   "%input_5_load_13 = load i16* %input_5_addr_13, align 2" [dct.c:35]   --->   Operation 266 'load' 'input_5_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 267 [1/2] (0.54ns)   --->   "%input_6_load_13 = load i16* %input_6_addr_13, align 2" [dct.c:35]   --->   Operation 267 'load' 'input_6_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 268 [1/2] (0.54ns)   --->   "%input_7_load_13 = load i16* %input_7_addr_13, align 2" [dct.c:35]   --->   Operation 268 'load' 'input_7_load_13' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 269 [1/2] (0.54ns)   --->   "%input_0_load_14 = load i16* %input_0_addr_14, align 2" [dct.c:35]   --->   Operation 269 'load' 'input_0_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [8 x i16]* %output_7, i64 0, i64 0" [dct.c:35]   --->   Operation 270 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.54ns)   --->   "store i16 %input_0_load_14, i16* %output_7_addr, align 2" [dct.c:35]   --->   Operation 271 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 272 [1/2] (0.54ns)   --->   "%input_1_load_14 = load i16* %input_1_addr_14, align 2" [dct.c:35]   --->   Operation 272 'load' 'input_1_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%output_7_addr_8 = getelementptr [8 x i16]* %output_7, i64 0, i64 1" [dct.c:35]   --->   Operation 273 'getelementptr' 'output_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.54ns)   --->   "store i16 %input_1_load_14, i16* %output_7_addr_8, align 2" [dct.c:35]   --->   Operation 274 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 275 [1/2] (0.54ns)   --->   "%input_2_load_14 = load i16* %input_2_addr_14, align 2" [dct.c:35]   --->   Operation 275 'load' 'input_2_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 276 [1/2] (0.54ns)   --->   "%input_3_load_14 = load i16* %input_3_addr_14, align 2" [dct.c:35]   --->   Operation 276 'load' 'input_3_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 277 [1/2] (0.54ns)   --->   "%input_4_load_14 = load i16* %input_4_addr_14, align 2" [dct.c:35]   --->   Operation 277 'load' 'input_4_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 278 [1/2] (0.54ns)   --->   "%input_5_load_14 = load i16* %input_5_addr_14, align 2" [dct.c:35]   --->   Operation 278 'load' 'input_5_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 279 [1/2] (0.54ns)   --->   "%input_6_load_14 = load i16* %input_6_addr_14, align 2" [dct.c:35]   --->   Operation 279 'load' 'input_6_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 280 [1/2] (0.54ns)   --->   "%input_7_load_14 = load i16* %input_7_addr_14, align 2" [dct.c:35]   --->   Operation 280 'load' 'input_7_load_14' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.54>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%output_2_addr_13 = getelementptr [8 x i16]* %output_2, i64 0, i64 6" [dct.c:35]   --->   Operation 281 'getelementptr' 'output_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.54ns)   --->   "store i16 %input_6_load_9, i16* %output_2_addr_13, align 2" [dct.c:35]   --->   Operation 282 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%output_2_addr_14 = getelementptr [8 x i16]* %output_2, i64 0, i64 7" [dct.c:35]   --->   Operation 283 'getelementptr' 'output_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.54ns)   --->   "store i16 %input_7_load_9, i16* %output_2_addr_14, align 2" [dct.c:35]   --->   Operation 284 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%output_3_addr_13 = getelementptr [8 x i16]* %output_3, i64 0, i64 6" [dct.c:35]   --->   Operation 285 'getelementptr' 'output_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.54ns)   --->   "store i16 %input_6_load_10, i16* %output_3_addr_13, align 2" [dct.c:35]   --->   Operation 286 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%output_3_addr_14 = getelementptr [8 x i16]* %output_3, i64 0, i64 7" [dct.c:35]   --->   Operation 287 'getelementptr' 'output_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.54ns)   --->   "store i16 %input_7_load_10, i16* %output_3_addr_14, align 2" [dct.c:35]   --->   Operation 288 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%output_4_addr_11 = getelementptr [8 x i16]* %output_4, i64 0, i64 4" [dct.c:35]   --->   Operation 289 'getelementptr' 'output_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.54ns)   --->   "store i16 %input_4_load_11, i16* %output_4_addr_11, align 2" [dct.c:35]   --->   Operation 290 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%output_4_addr_12 = getelementptr [8 x i16]* %output_4, i64 0, i64 5" [dct.c:35]   --->   Operation 291 'getelementptr' 'output_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.54ns)   --->   "store i16 %input_5_load_11, i16* %output_4_addr_12, align 2" [dct.c:35]   --->   Operation 292 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%output_5_addr_11 = getelementptr [8 x i16]* %output_5, i64 0, i64 4" [dct.c:35]   --->   Operation 293 'getelementptr' 'output_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.54ns)   --->   "store i16 %input_4_load_12, i16* %output_5_addr_11, align 2" [dct.c:35]   --->   Operation 294 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%output_5_addr_12 = getelementptr [8 x i16]* %output_5, i64 0, i64 5" [dct.c:35]   --->   Operation 295 'getelementptr' 'output_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.54ns)   --->   "store i16 %input_5_load_12, i16* %output_5_addr_12, align 2" [dct.c:35]   --->   Operation 296 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%output_6_addr_9 = getelementptr [8 x i16]* %output_6, i64 0, i64 2" [dct.c:35]   --->   Operation 297 'getelementptr' 'output_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.54ns)   --->   "store i16 %input_2_load_13, i16* %output_6_addr_9, align 2" [dct.c:35]   --->   Operation 298 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%output_6_addr_10 = getelementptr [8 x i16]* %output_6, i64 0, i64 3" [dct.c:35]   --->   Operation 299 'getelementptr' 'output_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.54ns)   --->   "store i16 %input_3_load_13, i16* %output_6_addr_10, align 2" [dct.c:35]   --->   Operation 300 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%output_7_addr_9 = getelementptr [8 x i16]* %output_7, i64 0, i64 2" [dct.c:35]   --->   Operation 301 'getelementptr' 'output_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.54ns)   --->   "store i16 %input_2_load_14, i16* %output_7_addr_9, align 2" [dct.c:35]   --->   Operation 302 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%output_7_addr_10 = getelementptr [8 x i16]* %output_7, i64 0, i64 3" [dct.c:35]   --->   Operation 303 'getelementptr' 'output_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.54ns)   --->   "store i16 %input_3_load_14, i16* %output_7_addr_10, align 2" [dct.c:35]   --->   Operation 304 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 0.54>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%output_4_addr_13 = getelementptr [8 x i16]* %output_4, i64 0, i64 6" [dct.c:35]   --->   Operation 305 'getelementptr' 'output_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.54ns)   --->   "store i16 %input_6_load_11, i16* %output_4_addr_13, align 2" [dct.c:35]   --->   Operation 306 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%output_4_addr_14 = getelementptr [8 x i16]* %output_4, i64 0, i64 7" [dct.c:35]   --->   Operation 307 'getelementptr' 'output_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.54ns)   --->   "store i16 %input_7_load_11, i16* %output_4_addr_14, align 2" [dct.c:35]   --->   Operation 308 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%output_5_addr_13 = getelementptr [8 x i16]* %output_5, i64 0, i64 6" [dct.c:35]   --->   Operation 309 'getelementptr' 'output_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.54ns)   --->   "store i16 %input_6_load_12, i16* %output_5_addr_13, align 2" [dct.c:35]   --->   Operation 310 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%output_5_addr_14 = getelementptr [8 x i16]* %output_5, i64 0, i64 7" [dct.c:35]   --->   Operation 311 'getelementptr' 'output_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.54ns)   --->   "store i16 %input_7_load_12, i16* %output_5_addr_14, align 2" [dct.c:35]   --->   Operation 312 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%output_6_addr_11 = getelementptr [8 x i16]* %output_6, i64 0, i64 4" [dct.c:35]   --->   Operation 313 'getelementptr' 'output_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.54ns)   --->   "store i16 %input_4_load_13, i16* %output_6_addr_11, align 2" [dct.c:35]   --->   Operation 314 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%output_6_addr_12 = getelementptr [8 x i16]* %output_6, i64 0, i64 5" [dct.c:35]   --->   Operation 315 'getelementptr' 'output_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.54ns)   --->   "store i16 %input_5_load_13, i16* %output_6_addr_12, align 2" [dct.c:35]   --->   Operation 316 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%output_7_addr_11 = getelementptr [8 x i16]* %output_7, i64 0, i64 4" [dct.c:35]   --->   Operation 317 'getelementptr' 'output_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.54ns)   --->   "store i16 %input_4_load_14, i16* %output_7_addr_11, align 2" [dct.c:35]   --->   Operation 318 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%output_7_addr_12 = getelementptr [8 x i16]* %output_7, i64 0, i64 5" [dct.c:35]   --->   Operation 319 'getelementptr' 'output_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.54ns)   --->   "store i16 %input_5_load_14, i16* %output_7_addr_12, align 2" [dct.c:35]   --->   Operation 320 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.54>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dct.c:28]   --->   Operation 321 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%output_6_addr_13 = getelementptr [8 x i16]* %output_6, i64 0, i64 6" [dct.c:35]   --->   Operation 322 'getelementptr' 'output_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.54ns)   --->   "store i16 %input_6_load_13, i16* %output_6_addr_13, align 2" [dct.c:35]   --->   Operation 323 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%output_6_addr_14 = getelementptr [8 x i16]* %output_6, i64 0, i64 7" [dct.c:35]   --->   Operation 324 'getelementptr' 'output_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.54ns)   --->   "store i16 %input_7_load_13, i16* %output_6_addr_14, align 2" [dct.c:35]   --->   Operation 325 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%output_7_addr_13 = getelementptr [8 x i16]* %output_7, i64 0, i64 6" [dct.c:35]   --->   Operation 326 'getelementptr' 'output_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.54ns)   --->   "store i16 %input_6_load_14, i16* %output_7_addr_13, align 2" [dct.c:35]   --->   Operation 327 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%output_7_addr_14 = getelementptr [8 x i16]* %output_7, i64 0, i64 7" [dct.c:35]   --->   Operation 328 'getelementptr' 'output_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.54ns)   --->   "store i16 %input_7_load_14, i16* %output_7_addr_14, align 2" [dct.c:35]   --->   Operation 329 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "ret void" [dct.c:39]   --->   Operation 330 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_addr', dct.c:35) [18]  (0 ns)
	'load' operation ('input_0_load', dct.c:35) on array 'input_0' [19]  (0.542 ns)

 <State 2>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load', dct.c:35) on array 'input_0' [19]  (0.542 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_0_load', dct.c:35 on array 'output_0' [21]  (0.542 ns)

 <State 3>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' [83]  (0.542 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_0_load_9', dct.c:35 on array 'output_2' [85]  (0.542 ns)

 <State 4>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load_11', dct.c:35) on array 'input_0' [147]  (0.542 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_0_load_11', dct.c:35 on array 'output_4' [149]  (0.542 ns)

 <State 5>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load_13', dct.c:35) on array 'input_0' [211]  (0.542 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_0_load_13', dct.c:35 on array 'output_6' [213]  (0.542 ns)

 <State 6>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('output_2_addr_13', dct.c:35) [108]  (0 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_6_load_9', dct.c:35 on array 'output_2' [109]  (0.542 ns)

 <State 7>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('output_4_addr_13', dct.c:35) [172]  (0 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_6_load_11', dct.c:35 on array 'output_4' [173]  (0.542 ns)

 <State 8>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('output_6_addr_13', dct.c:35) [236]  (0 ns)
	'store' operation ('store_ln35', dct.c:35) of variable 'input_6_load_13', dct.c:35 on array 'output_6' [237]  (0.542 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
