# 2023_HAPS_Finalproject_111064559
1.Introduction:
JEPG Decoder implementation through Synopsys HAPS design flow.

The source of JEPG Decoder is from [https://github.com/ultraembedded/core_jpeg]

Auto partition into two FPGA in HAPS.  

2.Block Diagram:  
![block_diagram](block_diagram.png)  

3.Schematic:  
![JPEG DECODER](schematic.png)  
ua:  
![ua_schem](ua_schem.png)  
ub:  
![ub_schem](ub_schem.png)   

4.Timing Report:  
ua:  
![ua](ua1.png)  
ub:  
![ub](ub1.png)  

5.Conclusion:
