{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768037426410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768037426414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 12:30:26 2026 " "Processing started: Sat Jan 10 12:30:26 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768037426414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037426414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F " "Command: quartus_map --read_settings_files=on --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037426414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768037426626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768037426626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2port_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2port_11-SYN " "Found design unit 1: ram_2port_11-SYN" {  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram_2port_11 " "Found entity 1: Ram_2port_11" {  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432772 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_un_bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_un_bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_un_BO-arch " "Found design unit 1: ctrl_un_BO-arch" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432789 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_un_BO " "Found entity 1: ctrl_un_BO" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyy_au_op_rp_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyy_au_op_rp_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CYY_AU_OP_RP_F-arch " "Found design unit 1: CYY_AU_OP_RP_F-arch" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432790 ""} { "Info" "ISGN_ENTITY_NAME" "1 CYY_AU_OP_RP_F " "Found entity 1: CYY_AU_OP_RP_F" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037432790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CYY_AU_OP_RP_F " "Elaborating entity \"CYY_AU_OP_RP_F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768037432822 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_en_b_RP 0 CYY_AU_OP_RP_F.vhd(72) " "Net \"wr_en_b_RP\" at CYY_AU_OP_RP_F.vhd(72) has no driver or initial value, using a default initial value '0'" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[0\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[0\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[1\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[1\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[2\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[2\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[3\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[3\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[0\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[0\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[1\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[1\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[2\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[2\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[3\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[3\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[4\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[4\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[5\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[5\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[6\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[6\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[7\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[7\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037432827 "|CYY_AU_OP_RP_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Comp_OP " "Elaborating entity \"memory\" for hierarchy \"memory:Comp_OP\"" {  } { { "CYY_AU_OP_RP_F.vhd" "Comp_OP" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037432834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:Comp_OP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:Comp_OP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:Comp_OP\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:Comp_OP\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:Comp_OP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mif.mif " "Parameter \"init_file\" = \"mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=hgh " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=hgh\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433167 ""}  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768037433167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnt3 " "Found entity 1: altsyncram_lnt3" {  } { { "db/altsyncram_lnt3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037433216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnt3 memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated " "Elaborating entity \"altsyncram_lnt3\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6r2 " "Found entity 1: altsyncram_f6r2" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037433252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f6r2 memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1 " "Elaborating entity \"altsyncram_f6r2\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\"" {  } { { "db/altsyncram_lnt3.tdf" "altsyncram1" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lnt3.tdf" "mgl_prim2" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lnt3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1751607296 " "Parameter \"NODE_NAME\" = \"1751607296\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433384 ""}  } { { "db/altsyncram_lnt3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768037433384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram_2port_11 Ram_2port_11:Comp_RP " "Elaborating entity \"Ram_2port_11\" for hierarchy \"Ram_2port_11:Comp_RP\"" {  } { { "CYY_AU_OP_RP_F.vhd" "Comp_RP" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\"" {  } { { "Ram_2port_11.vhd" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\"" {  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file file_init_RP.mif " "Parameter \"init_file\" = \"file_init_RP.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768037433774 ""}  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768037433774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29t3 " "Found entity 1: altsyncram_29t3" {  } { { "db/altsyncram_29t3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_29t3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037433799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29t3 Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated " "Elaborating entity \"altsyncram_29t3\" for hierarchy \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_un_BO ctrl_un_BO:Comp_AY " "Elaborating entity \"ctrl_un_BO\" for hierarchy \"ctrl_un_BO:Comp_AY\"" {  } { { "CYY_AU_OP_RP_F.vhd" "Comp_AY" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037433814 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ctrl_un_BO.vhd(60) " "VHDL Process Statement warning at ctrl_un_BO.vhd(60): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1768037433816 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y ctrl_un_BO.vhd(60) " "VHDL Process Statement warning at ctrl_un_BO.vhd(60): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1768037433816 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[1\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[2\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[3\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[4\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[6\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[7\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[8\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[9\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[10\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[11\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[12\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s4\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s3\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s2\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s1\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s0\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037433818 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768037433945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.10.13:30:36 Progress: Loading sld20e2eefb/alt_sld_fab_wrapper_hw.tcl " "2026.01.10.13:30:36 Progress: Loading sld20e2eefb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037436341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037438055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037438163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037439530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037439634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037439740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037439861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037439875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037439876 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768037440599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld20e2eefb/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037440778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037440778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037440859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037440859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037440914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037440914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037440968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037440968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037441047 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037441047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037441047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768037441105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037441105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s0_1288 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s0_1288\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s1_1270 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s1_1270\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s2_1252 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s2_1252\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s3_1234 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s3_1234\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s4_1216 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s4_1216\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[2\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[2\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[3\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[3\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[11\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[11\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[9\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[9\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[4\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[4\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[8\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[8\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[6\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[6\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[7\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[7\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[1\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[1\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[10\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[10\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[12\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[12\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1768037441884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[0\]\$latch " "Latch data_in_OP\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442051 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[1\]\$latch " "Latch data_in_OP\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442051 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[2\]\$latch " "Latch data_in_OP\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442051 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[3\]\$latch " "Latch data_in_OP\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442051 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[4\]\$latch " "Latch data_in_OP\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442051 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[5\]\$latch " "Latch data_in_OP\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442051 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[6\]\$latch " "Latch data_in_OP\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442052 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[7\]\$latch " "Latch data_in_OP\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768037442052 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768037442052 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1768037442052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1768037442053 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_en_b_RP GND " "Pin \"wr_en_b_RP\" is stuck at GND" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768037442104 "|CYY_AU_OP_RP_F|wr_en_b_RP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768037442104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037442161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768037443194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768037443194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768037443250 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768037443250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "442 " "Implemented 442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768037443250 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1768037443250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768037443250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768037443261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 12:30:43 2026 " "Processing ended: Sat Jan 10 12:30:43 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768037443261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768037443261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768037443261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768037443261 ""}
