
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Tue Dec  6 22:06:17 2022
// Netlist written on Tue Dec  6 22:06:29 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( VSYNC, HSYNC, pll_outcore_o, continCLK, latch, pll_in_clock, data, 
             rgb, delete_me );
  input  pll_in_clock, data;
  output VSYNC, HSYNC, pll_outcore_o, continCLK, latch;
  output [5:0] rgb;
  output [2:0] delete_me;
  wire   \display_inst.vga_init.n35[9] , \display_inst.vga_init.n14925 , 
         \display_inst.vga_init.n10854 , \row_cnt[9] , 
         \display_inst.vga_init.n4985 , \display_inst.vga_init.n5261 , 
         \display_inst.clk , \display_inst.vga_init.n35[8] , 
         \display_inst.vga_init.n35[7] , \display_inst.vga_init.n14922 , 
         \row_cnt[8] , \display_inst.vga_init.n10852 , \row_cnt[7] , 
         \display_inst.vga_init.n35[6] , \display_inst.vga_init.n35[5] , 
         \display_inst.vga_init.n14919 , \row_cnt[6] , 
         \display_inst.vga_init.n10850 , \row_cnt[5] , 
         \display_inst.vga_init.n35[4] , \display_inst.vga_init.n35[3] , 
         \display_inst.vga_init.n14916 , \row_cnt[4] , 
         \display_inst.vga_init.n10848 , \row_cnt[3] , 
         \display_inst.vga_init.n35[2] , \display_inst.vga_init.n35[1] , 
         \display_inst.vga_init.n14913 , \row_cnt[2] , 
         \display_inst.vga_init.n10846 , \row_cnt[1] , 
         \display_inst.vga_init.n35[0] , \display_inst.vga_init.n14910 , 
         \row_cnt[0] , VCC_net, \display_inst.vga_init.n45[9] , 
         \display_inst.vga_init.n14940 , \display_inst.vga_init.n10865 , 
         \column_cnt[9] , \display_inst.vga_init.n45[8] , 
         \display_inst.vga_init.n45[7] , \display_inst.vga_init.n14937 , 
         \column_cnt[8] , \display_inst.vga_init.n10863 , \column_cnt[7] , 
         \display_inst.vga_init.n45[6] , \display_inst.vga_init.n45[5] , 
         \display_inst.vga_init.n14934 , \column_cnt[6] , 
         \display_inst.vga_init.n10861 , \column_cnt[5] , 
         \display_inst.vga_init.n45[4] , \display_inst.vga_init.n45[3] , 
         \display_inst.vga_init.n14931 , \column_cnt[4] , 
         \display_inst.vga_init.n10859 , \column_cnt[3] , 
         \display_inst.vga_init.n45[2] , \display_inst.vga_init.n45[1] , 
         \display_inst.vga_init.n14928 , \column_cnt[2] , 
         \display_inst.vga_init.n10857 , \column_cnt[1] , 
         \display_inst.vga_init.n45[0] , \display_inst.vga_init.n14859 , 
         \column_cnt[0] , \display_inst.pattern_gen_initial.n14742 , 
         \display_inst.pattern_gen_initial.n121 , 
         \display_inst.pattern_gen_initial.n10925 , 
         \display_inst.pattern_gen_initial.n14700 , 
         \display_inst.pattern_gen_initial.n10901 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n14697 , 
         \display_inst.pattern_gen_initial.n10899 , 
         \display_inst.pattern_gen_initial.n278 , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n14772 , 
         \display_inst.pattern_gen_initial.n10810 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n2907[9] , 
         \display_inst.pattern_gen_initial.n14793 , 
         \display_inst.pattern_gen_initial.n10787 , 
         \display_inst.pattern_gen_initial.n486 , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n14787 , 
         \display_inst.pattern_gen_initial.n487 , 
         \display_inst.pattern_gen_initial.n10785 , 
         \display_inst.pattern_gen_initial.n488 , 
         \display_inst.pattern_gen_initial.n508[7] , 
         \display_inst.pattern_gen_initial.n508[8] , 
         \display_inst.pattern_gen_initial.n14757 , 
         \display_inst.pattern_gen_initial.n119_c , 
         \display_inst.pattern_gen_initial.n2907[4] , 
         \display_inst.pattern_gen_initial.n10806 , 
         \display_inst.pattern_gen_initial.n14769 , 
         \display_inst.pattern_gen_initial.n412 , 
         \display_inst.pattern_gen_initial.n10808 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n2907[7] , 
         \display_inst.pattern_gen_initial.n2907[8] , 
         \display_inst.pattern_gen_initial.n14694 , 
         \display_inst.pattern_gen_initial.n10897 , 
         \display_inst.pattern_gen_initial.n373 , 
         \display_inst.pattern_gen_initial.n228 , 
         \display_inst.pattern_gen_initial.n14691 , 
         \display_inst.pattern_gen_initial.n10895 , 
         \display_inst.pattern_gen_initial.n231 , 
         \display_inst.pattern_gen_initial.n230 , 
         \display_inst.pattern_gen_initial.n14688 , 
         \display_inst.pattern_gen_initial.n232 , 
         \display_inst.pattern_gen_initial.n14838 , 
         \display_inst.pattern_gen_initial.n10892 , 
         \display_inst.pattern_gen_initial.n146[9] , 
         \display_inst.pattern_gen_initial.n47_c[7] , 
         \display_inst.pattern_gen_initial.n14820 , 
         \display_inst.pattern_gen_initial.n146[8] , 
         \display_inst.pattern_gen_initial.n10890 , 
         \display_inst.pattern_gen_initial.n146[7] , n41_adj_716, n40_adj_711, 
         \display_inst.pattern_gen_initial.n14817 , 
         \display_inst.pattern_gen_initial.n146[6] , 
         \display_inst.pattern_gen_initial.n10888 , 
         \display_inst.pattern_gen_initial.n146[5] , n43, n42_adj_700, 
         \display_inst.pattern_gen_initial.n14814 , 
         \display_inst.pattern_gen_initial.n146[4] , 
         \display_inst.pattern_gen_initial.n10886 , 
         \display_inst.pattern_gen_initial.n146[3] , n45_2, n44_adj_722, 
         \display_inst.pattern_gen_initial.n14811 , 
         \display_inst.pattern_gen_initial.n146[2] , n46, 
         \display_inst.pattern_gen_initial.n14853 , 
         \display_inst.pattern_gen_initial.n10883 , n39_adj_718, 
         \display_inst.pattern_gen_initial.n14760 , 
         \display_inst.pattern_gen_initial.n12647 , 
         \display_inst.pattern_gen_initial.n4549 , 
         \display_inst.pattern_gen_initial.n2907[5] , 
         \display_inst.pattern_gen_initial.n2907[6] , 
         \display_inst.pattern_gen_initial.n14850 , 
         \display_inst.pattern_gen_initial.n10881 , n41_adj_695, n40_adj_696, 
         \display_inst.pattern_gen_initial.n14784 , 
         \display_inst.pattern_gen_initial.n489 , 
         \display_inst.pattern_gen_initial.n10783 , 
         \display_inst.pattern_gen_initial.n490 , 
         \display_inst.pattern_gen_initial.n508[5] , 
         \display_inst.pattern_gen_initial.n508[6] , 
         \display_inst.pattern_gen_initial.n14790 , 
         \display_inst.pattern_gen_initial.n450 , 
         \display_inst.pattern_gen_initial.n10802 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n2895[8] , 
         \display_inst.pattern_gen_initial.n2895[9] , 
         \display_inst.pattern_gen_initial.n14781 , 
         \display_inst.pattern_gen_initial.n491 , 
         \display_inst.pattern_gen_initial.n10781 , 
         \display_inst.pattern_gen_initial.n492 , 
         \display_inst.pattern_gen_initial.n508[3] , 
         \display_inst.pattern_gen_initial.n508[4] , 
         \display_inst.pattern_gen_initial.n14778 , 
         \display_inst.pattern_gen_initial.n508[2] , 
         \display_inst.pattern_gen_initial.n14712 , 
         \display_inst.pattern_gen_initial.n10778 , 
         \display_inst.pattern_gen_initial.n411_adj_517 , 
         \display_inst.pattern_gen_initial.n2869[9] , 
         \display_inst.pattern_gen_initial.n14775 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n10800 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n2895[6] , 
         \display_inst.pattern_gen_initial.n2895[7] , 
         \display_inst.pattern_gen_initial.n14766 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n10798 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n2895[4] , 
         \display_inst.pattern_gen_initial.n2895[5] , 
         \display_inst.pattern_gen_initial.n14763 , 
         \display_inst.pattern_gen_initial.n120 , 
         \display_inst.pattern_gen_initial.n2895[3] , 
         \display_inst.pattern_gen_initial.n14724 , 
         \display_inst.pattern_gen_initial.n450_adj_520 , 
         \display_inst.pattern_gen_initial.n10794 , 
         \display_inst.pattern_gen_initial.n451_adj_521 , 
         \display_inst.pattern_gen_initial.n2881[8] , 
         \display_inst.pattern_gen_initial.n2881[9] , 
         \display_inst.pattern_gen_initial.n14847 , 
         \display_inst.pattern_gen_initial.n10879 , n43_adj_723, n42_adj_710, 
         \display_inst.pattern_gen_initial.n14709 , 
         \display_inst.pattern_gen_initial.n412_adj_537 , 
         \display_inst.pattern_gen_initial.n10776 , 
         \display_inst.pattern_gen_initial.n413_adj_536 , 
         \display_inst.pattern_gen_initial.n2869[7] , 
         \display_inst.pattern_gen_initial.n2869[8] , 
         \display_inst.pattern_gen_initial.n14844 , 
         \display_inst.pattern_gen_initial.n10877 , n45_adj_699, n44_adj_693, 
         \display_inst.pattern_gen_initial.n14721 , 
         \display_inst.pattern_gen_initial.n452_adj_519 , 
         \display_inst.pattern_gen_initial.n10792 , 
         \display_inst.pattern_gen_initial.n453_adj_518 , 
         \display_inst.pattern_gen_initial.n2881[6] , 
         \display_inst.pattern_gen_initial.n2881[7] , 
         \display_inst.pattern_gen_initial.n14841 , n46_adj_715, 
         \display_inst.pattern_gen_initial.n14808 , 
         \display_inst.pattern_gen_initial.n10874 , 
         \display_inst.pattern_gen_initial.n90[9] , n39, 
         \display_inst.pattern_gen_initial.n14805 , 
         \display_inst.pattern_gen_initial.n90[8] , 
         \display_inst.pattern_gen_initial.n10872 , 
         \display_inst.pattern_gen_initial.n90[7] , n41, n40, 
         \display_inst.pattern_gen_initial.n14802 , 
         \display_inst.pattern_gen_initial.n90[6] , 
         \display_inst.pattern_gen_initial.n10870 , 
         \display_inst.pattern_gen_initial.n90[5] , n43_adj_681, n42, 
         \display_inst.pattern_gen_initial.n14799 , 
         \display_inst.pattern_gen_initial.n90[4] , 
         \display_inst.pattern_gen_initial.n10868 , 
         \display_inst.pattern_gen_initial.n90[3] , n45_adj_680, n44_adj_685, 
         \display_inst.pattern_gen_initial.n14796 , 
         \display_inst.pattern_gen_initial.n90[2] , n46_adj_686, 
         \display_inst.pattern_gen_initial.n14706 , 
         \display_inst.pattern_gen_initial.n12625 , 
         \display_inst.pattern_gen_initial.n10774 , 
         \display_inst.pattern_gen_initial.n4539 , 
         \display_inst.pattern_gen_initial.n2869[5] , 
         \display_inst.pattern_gen_initial.n2869[6] , 
         \display_inst.pattern_gen_initial.n14718 , 
         \display_inst.pattern_gen_initial.n454_adj_515 , 
         \display_inst.pattern_gen_initial.n10790 , 
         \display_inst.pattern_gen_initial.n455_adj_516 , 
         \display_inst.pattern_gen_initial.n2881[4] , 
         \display_inst.pattern_gen_initial.n2881[5] , 
         \display_inst.pattern_gen_initial.n14703 , 
         \display_inst.pattern_gen_initial.n2869[4] , 
         \display_inst.pattern_gen_initial.n14715 , 
         \display_inst.pattern_gen_initial.n2881[3] , 
         \display_inst.pattern_gen_initial.n14739 , 
         \display_inst.pattern_gen_initial.n10949 , 
         \display_inst.pattern_gen_initial.n14281 , 
         \display_inst.pattern_gen_initial.n508_adj_624[9] , 
         \display_inst.pattern_gen_initial.n14736 , 
         \display_inst.pattern_gen_initial.n14276 , 
         \display_inst.pattern_gen_initial.n10947 , 
         \display_inst.pattern_gen_initial.n14277 , 
         \display_inst.pattern_gen_initial.n508_adj_624[7] , 
         \display_inst.pattern_gen_initial.n508_adj_624[8] , 
         \display_inst.pattern_gen_initial.n14733 , 
         \display_inst.pattern_gen_initial.n489_adj_579 , 
         \display_inst.pattern_gen_initial.n10945 , 
         \display_inst.pattern_gen_initial.n490_adj_578 , 
         \display_inst.pattern_gen_initial.n508_adj_624[5] , 
         \display_inst.pattern_gen_initial.n508_adj_624[6] , 
         \display_inst.pattern_gen_initial.n14730 , 
         \display_inst.pattern_gen_initial.n491_adj_581 , 
         \display_inst.pattern_gen_initial.n10943 , 
         \display_inst.pattern_gen_initial.n492_adj_580 , 
         \display_inst.pattern_gen_initial.n508_adj_624[3] , 
         \display_inst.pattern_gen_initial.n508_adj_624[4] , 
         \display_inst.pattern_gen_initial.n14727 , 
         \display_inst.pattern_gen_initial.n508_adj_624[2] , 
         \display_inst.pattern_gen_initial.n14835 , 
         \display_inst.pattern_gen_initial.n10940 , n39_adj_721, 
         \display_inst.pattern_gen_initial.n14832 , 
         \display_inst.pattern_gen_initial.n10938 , n41_adj_701, n40_adj_676, 
         \display_inst.pattern_gen_initial.n14829 , 
         \display_inst.pattern_gen_initial.n10936 , n43_adj_713, n42_adj_720, 
         \display_inst.pattern_gen_initial.n14826 , 
         \display_inst.pattern_gen_initial.n10934 , n45_adj_712, n44, 
         \display_inst.pattern_gen_initial.n14823 , n46_adj_698, 
         \display_inst.pattern_gen_initial.n14754 , 
         \display_inst.pattern_gen_initial.n10931 , 
         \display_inst.pattern_gen_initial.n171 , 
         \display_inst.pattern_gen_initial.n14751 , 
         \display_inst.pattern_gen_initial.n10929 , 
         \display_inst.pattern_gen_initial.n116 , 
         \display_inst.pattern_gen_initial.n115 , 
         \display_inst.pattern_gen_initial.n14748 , 
         \display_inst.pattern_gen_initial.n10927 , 
         \display_inst.pattern_gen_initial.n118 , 
         \display_inst.pattern_gen_initial.n117 , 
         \display_inst.pattern_gen_initial.n14745 , 
         \board_inst.snakePos_inst.n33[6] , \board_inst.snakePos_inst.n33[5] , 
         \board_inst.snakePos_inst.n14907 , 
         \board_inst.snakePos_inst.slow_test_counter[6] , 
         \board_inst.snakePos_inst.n10842 , 
         \board_inst.snakePos_inst.slow_test_counter[5] , reset, 
         \board_inst.snakePos_inst.snakeCLK , 
         \board_inst.snakePos_inst.n101[8] , 
         \board_inst.snakePos_inst.n101[7] , \board_inst.snakePos_inst.n14874 , 
         \board_inst.snakePos_inst.n16 , \board_inst.snakePos_inst.n10819 , 
         \board_inst.snakePos_inst.n17 , CLK, 
         \board_inst.snakePos_inst.n10821 , \board_inst.snakePos_inst.n101[0] , 
         \board_inst.snakePos_inst.n14685 , \board_inst.snakePos_inst.n24 , 
         \board_inst.snakePos_inst.n10813 , \board_inst.snakePos_inst.n33[4] , 
         \board_inst.snakePos_inst.n33[3] , \board_inst.snakePos_inst.n14904 , 
         \board_inst.snakePos_inst.slow_test_counter[4] , 
         \board_inst.snakePos_inst.n10840 , 
         \board_inst.snakePos_inst.slow_test_counter[3] , 
         \board_inst.snakePos_inst.n101[6] , 
         \board_inst.snakePos_inst.n101[5] , \board_inst.snakePos_inst.n14871 , 
         \board_inst.snakePos_inst.n18 , \board_inst.snakePos_inst.n10817 , 
         \board_inst.snakePos_inst.n19 , \board_inst.snakePos_inst.n33[2] , 
         \board_inst.snakePos_inst.n33[1] , \board_inst.snakePos_inst.n14901 , 
         \board_inst.snakePos_inst.slow_test_counter[2] , 
         \board_inst.snakePos_inst.n10838 , 
         \board_inst.snakePos_inst.slow_test_counter[1] , 
         \board_inst.snakePos_inst.n33[0] , \board_inst.snakePos_inst.n14856 , 
         \board_inst.snakePos_inst.slow_test_counter[0] , 
         \board_inst.snakePos_inst.n101[23] , 
         \board_inst.snakePos_inst.n14898 , \board_inst.snakePos_inst.n10835 , 
         \board_inst.snakePos_inst.n101[22] , 
         \board_inst.snakePos_inst.n101[21] , 
         \board_inst.snakePos_inst.n14895 , \board_inst.snakePos_inst.n2 , 
         \board_inst.snakePos_inst.n10833 , \board_inst.snakePos_inst.n3 , 
         \board_inst.snakePos_inst.n101[20] , 
         \board_inst.snakePos_inst.n101[19] , 
         \board_inst.snakePos_inst.n14892 , \board_inst.snakePos_inst.n4 , 
         \board_inst.snakePos_inst.n10831 , \board_inst.snakePos_inst.n5 , 
         \board_inst.snakePos_inst.n101[18] , 
         \board_inst.snakePos_inst.n101[17] , 
         \board_inst.snakePos_inst.n14889 , \board_inst.snakePos_inst.n6 , 
         \board_inst.snakePos_inst.n10829 , \board_inst.snakePos_inst.n7 , 
         \board_inst.snakePos_inst.n101[16] , 
         \board_inst.snakePos_inst.n101[15] , 
         \board_inst.snakePos_inst.n14886 , \board_inst.snakePos_inst.n8 , 
         \board_inst.snakePos_inst.n10827 , 
         \board_inst.snakePos_inst.n9_adj_471 , 
         \board_inst.snakePos_inst.n101[14] , 
         \board_inst.snakePos_inst.n101[13] , 
         \board_inst.snakePos_inst.n14883 , \board_inst.snakePos_inst.n10 , 
         \board_inst.snakePos_inst.n10825 , \board_inst.snakePos_inst.n11 , 
         \board_inst.snakePos_inst.n101[4] , 
         \board_inst.snakePos_inst.n101[3] , \board_inst.snakePos_inst.n14868 , 
         \board_inst.snakePos_inst.n20 , \board_inst.snakePos_inst.n10815 , 
         \board_inst.snakePos_inst.n21 , \board_inst.snakePos_inst.n101[2] , 
         \board_inst.snakePos_inst.n101[1] , \board_inst.snakePos_inst.n14865 , 
         \board_inst.snakePos_inst.n22 , \board_inst.snakePos_inst.n23 , 
         \board_inst.snakePos_inst.n101[12] , 
         \board_inst.snakePos_inst.n101[11] , 
         \board_inst.snakePos_inst.n14880 , 
         \board_inst.snakePos_inst.n12_adj_472 , 
         \board_inst.snakePos_inst.n10823 , \board_inst.snakePos_inst.n13 , 
         \board_inst.snakePos_inst.n101[10] , 
         \board_inst.snakePos_inst.n101[9] , \board_inst.snakePos_inst.n14877 , 
         \board_inst.snakePos_inst.n14 , \board_inst.snakePos_inst.n15 , 
         \NES_inst.n85[19] , \NES_inst.n14970 , \NES_inst.n10922 , 
         \NES_inst.NEScount[11] , \NES_inst.n85[18] , \NES_inst.n85[17] , 
         \NES_inst.n14967 , \NES_inst.NEScount[10] , \NES_inst.n10920 , 
         \NES_inst.NEScount[9] , \NES_inst.n85[16] , \NES_inst.n85[15] , 
         \NES_inst.n14964 , \NES_inst.NEScount[8] , \NES_inst.n10918 , 
         \NES_inst.NEScount[7] , \NES_inst.n85[14] , \NES_inst.n85[13] , 
         \NES_inst.n14961 , \NES_inst.NEScount[6] , \NES_inst.n10916 , 
         \NES_inst.NEScount[5] , \NES_inst.n85[12] , \NES_inst.n85[11] , 
         \NES_inst.n14958 , \NES_inst.NEScount[4] , \NES_inst.n10914 , 
         \NES_inst.NEScount[3] , \NES_inst.n85[10] , \NES_inst.n85[9] , 
         \NES_inst.n14955 , \NES_inst.NEScount[2] , \NES_inst.n10912 , 
         \NES_inst.NEScount[1] , \NES_inst.n85[8] , \NES_inst.n85[7] , 
         \NES_inst.n14952 , \NES_inst.NEScount[0] , \NES_inst.n10910 , 
         \NES_inst.NESclk , \NES_inst.n85[6] , \NES_inst.n85[5] , 
         \NES_inst.n14949 , \NES_inst.n14 , \NES_inst.n10908 , \NES_inst.n15 , 
         \NES_inst.n85[4] , \NES_inst.n85[3] , \NES_inst.n14946 , 
         \NES_inst.n16 , \NES_inst.n10906 , \NES_inst.n17 , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n14943 , \NES_inst.n18 , 
         \NES_inst.n10904 , \NES_inst.n19 , \NES_inst.n85[0] , 
         \NES_inst.n14862 , \NES_inst.n20 , n5285, n5286, \button[2] , 
         \button[3] , \button[0] , \apple[4] , \apple[2] , n5283, n5284, 
         \apple[8] , \apple[6] , \board_inst.n3 , \board_inst.button[1]_2 , 
         n5480, \board_inst.n6 , \board_inst.n4233 , \apple[0] , n5372, n5374, 
         \snake_arr[38] , n12_adj_689, n9_adj_707, n7749, \snake_arr[39] , 
         n5368, n5370, \snake_arr[36] , n9_adj_719, n9_adj_703, 
         \snake_arr[37] , n5364, n5366, \snake_arr[34] , n9_adj_714, 
         n9_adj_709, \snake_arr[35] , n5360, n5362, \snake_arr[32] , n9, 
         n9_adj_706, \snake_arr[33] , n5356, n5358, \snake_arr[30] , 
         n12_adj_684, \snake_arr[31] , n5352, n5354, \snake_arr[28] , 
         \snake_arr[29] , n5348, n5350, \snake_arr[26] , \snake_arr[27] , 
         n5344, n5346, \snake_arr[24] , \snake_arr[25] , n5340, n5342, 
         \snake_arr[22] , n12_adj_682, \snake_arr[23] , n5336, n5338, 
         \snake_arr[20] , \snake_arr[21] , n5332, n5334, \snake_arr[18] , 
         \snake_arr[19] , n5328, n5330, \snake_arr[16] , \snake_arr[17] , 
         n5324, n5326, \snake_arr[14] , n12_adj_678, \snake_arr[15] , n5320, 
         n5322, \snake_arr[12] , \snake_arr[13] , n5316, n5318, 
         \snake_arr[10] , \snake_arr[11] , n5312, n5314, \snake_arr[8] , 
         \snake_arr[9] , n5308, n5310, \snake_arr[6] , n12_adj_673, 
         \snake_arr[7] , n5304, n5306, \snake_arr[4] , \snake_arr[5] , n5300, 
         n5302, \snake_arr[2] , \snake_arr[3] , n5277, n5298, \snake_arr[0] , 
         \snake_arr[1] , n5279, n5271, \snake_arr[89] , n12_adj_702, 
         \snake_arr[88] , n5478, n5273, \snake_arr[96] , n12, \snake_arr[97] , 
         n5289, \board_inst.n5293 , \snake_arr[98] , \snake_arr[99] , n5466, 
         n5291, \snake_arr[91] , \snake_arr[90] , 
         \board_inst.snakePos_inst.n11769 , \board_inst.snakePos_inst.n11766 , 
         \snake_arr[43] , n12_adj_690, \snake_arr[42] , \board_inst.n5467 , 
         \board_inst.snakePos_inst.n11772 , \snake_arr[45] , \snake_arr[44] , 
         n5473, n5476, \snake_arr[94] , \snake_arr[95] , n5376, n5378, 
         \snake_arr[40] , \snake_arr[41] , n5469, n5471, \snake_arr[92] , 
         \snake_arr[93] , n5462, n5464, \snake_arr[86] , n12_adj_704, 
         \snake_arr[87] , n5458, n5460, \snake_arr[84] , \snake_arr[85] , 
         n5454, n5456, \snake_arr[82] , \snake_arr[83] , n5450, n5452, 
         \snake_arr[80] , \snake_arr[81] , n5446, n5448, n12_adj_705, 
         \snake_arr[78] , \snake_arr[79] , n5442, n5444, \snake_arr[76] , 
         \snake_arr[77] , n5438, n5440, \snake_arr[74] , \snake_arr[75] , 
         n5434, n5436, \snake_arr[72] , \snake_arr[73] , \board_inst.n5430 , 
         n5432, n12_adj_708, \snake_arr[70] , \snake_arr[71] , n5426, n5428, 
         \snake_arr[68] , \snake_arr[69] , n5422, n5424, \snake_arr[66] , 
         \snake_arr[67] , n5418, n5420, \snake_arr[64] , \snake_arr[65] , 
         n5414, n5416, n12_adj_697, \snake_arr[62] , \snake_arr[63] , n5410, 
         n5412, \snake_arr[60] , \snake_arr[61] , n5406, n5408, 
         \snake_arr[58] , \snake_arr[59] , n5402, n5404, \snake_arr[56] , 
         \snake_arr[57] , n5398, n5400, n12_adj_694, \snake_arr[54] , 
         \snake_arr[55] , n5394, n5396, \snake_arr[52] , \snake_arr[53] , 
         n5390, n5392, \snake_arr[50] , \snake_arr[51] , n5386, n5388, 
         \snake_arr[48] , \snake_arr[49] , n5382, n5384, \snake_arr[46] , 
         \snake_arr[47] , \NES_inst.output[1].sig_001.FeedThruLUT , 
         \NES_inst.output[0].sig_000.FeedThruLUT , \NES_inst.output[1] , 
         \NES_inst.output[0] , \NES_inst.output_7__N_34 , \NES_inst.output[2] , 
         \NES_inst.output[3].sig_003.FeedThruLUT , 
         \NES_inst.output[2].sig_002.FeedThruLUT , \NES_inst.output[3] , 
         \NES_inst.output[4] , \NES_inst.output[5].sig_005.FeedThruLUT , 
         \NES_inst.output[4].sig_004.FeedThruLUT , \NES_inst.output[5] , 
         \NES_inst.output[6] , \NES_inst.output[6].sig_006.FeedThruLUT , 
         \NES_inst.output[7] , \display_inst.pattern_gen_initial.n11677 , 
         \display_inst.pattern_gen_initial.n3932 , 
         \display_inst.pattern_gen_initial.n11663 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n3917 , 
         \display_inst.pattern_gen_initial.n371_adj_538 , 
         \display_inst.pattern_gen_initial.n370_adj_507 , 
         \display_inst.pattern_gen_initial.n380 , 
         \display_inst.pattern_gen_initial.n335 , 
         \display_inst.pattern_gen_initial.n14 , \digital[4] , \digital[3] , 
         \NES_inst.n11618 , n12251, \board_inst.n11602 , \digital[5] , 
         \digital[2] , \board_inst.n4220 , \digital[6] , n7, 
         \display_inst.n4655 , \display_inst.pattern_gen_initial.n4677 , 
         \display_inst.vga_init.n117 , \display_inst.vga_init.n12733 , 
         \display_inst.n4741 , \display_inst.pattern_gen_initial.n15 , 
         \display_inst.n4735 , \display_inst.n7733 , \display_inst.n4746 , 
         \display_inst.n6 , \display_inst.n12262 , \display_inst.n7835 , 
         \display_inst.pattern_gen_initial.n4725 , 
         \display_inst.pattern_gen_initial.n7843 , \display_inst.n119 , 
         \display_inst.n12275 , \display_inst.pattern_gen_initial.n18_adj_514 , 
         \display_inst.vga_init.HSYNC_N_446 , \display_inst.n16 , 
         \display_inst.vga_init.HSYNC_N_447 , HSYNC_c, 
         \display_inst.pattern_gen_initial.n265 , 
         \display_inst.pattern_gen_initial.n244 , 
         \display_inst.pattern_gen_initial.n4786 , 
         \display_inst.pattern_gen_initial.n7871 , 
         \display_inst.pattern_gen_initial.n12_adj_602 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n7511 , 
         \display_inst.pattern_gen_initial.n11750 , 
         \display_inst.pattern_gen_initial.n369_adj_552 , 
         \display_inst.pattern_gen_initial.n370 , 
         \display_inst.pattern_gen_initial.n3651 , 
         \display_inst.pattern_gen_initial.n371 , 
         \display_inst.pattern_gen_initial.n7777 , 
         \display_inst.pattern_gen_initial.n461_adj_522 , 
         \display_inst.pattern_gen_initial.n7649 , 
         \display_inst.pattern_gen_initial.n7651 , 
         \display_inst.pattern_gen_initial.n7653 , 
         \display_inst.pattern_gen_initial.n6_adj_523 , 
         \display_inst.pattern_gen_initial.n7873 , 
         \display_inst.pattern_gen_initial.n13129 , 
         \display_inst.pattern_gen_initial.n7394 , 
         \display_inst.pattern_gen_initial.n7374 , 
         \display_inst.pattern_gen_initial.n13130 , 
         \display_inst.pattern_gen_initial.n9 , 
         \display_inst.pattern_gen_initial.n13133 , 
         \display_inst.pattern_gen_initial.n51 , 
         \display_inst.pattern_gen_initial.n7901 , 
         \display_inst.pattern_gen_initial.n7681 , 
         \display_inst.pattern_gen_initial.n10 , \display_inst.n16_adj_634 , 
         \display_inst.pattern_gen_initial.n4768 , 
         \display_inst.pattern_gen_initial.n12261 , 
         \display_inst.pattern_gen_initial.n4778 , 
         \display_inst.pattern_gen_initial.n412_adj_557 , \display_inst.n114 , 
         \display_inst.pattern_gen_initial.n12703 , \display_inst.n7311 , 
         \display_inst.n4814 , \display_inst.pattern_gen_initial.n10_adj_551 , 
         \display_inst.pattern_gen_initial.n16_c , 
         \display_inst.pattern_gen_initial.n14_adj_622 , 
         \board_inst.button_3__N_49[0] , \digital[1] , \digital[0] , n5157, 
         \NES_inst.n4808 , \NES_inst.n4783 , n4597, n6, n8, n10_adj_662, 
         n12_adj_661, n14, n16, n6_adj_717, n8_adj_691, n18, n1506, n6_adj_688, 
         n8_adj_692, n10, n12_adj_669, n14_adj_683, n16_adj_687, n6_adj_675, 
         n8_adj_674, n10_adj_672, n12_adj_671, n14_adj_670, n16_adj_668, 
         n18_adj_679, n1503, n18_adj_663, 
         \display_inst.pattern_gen_initial.n6_c , n10_adj_665, n12_adj_666, 
         n14_adj_667, n16_adj_664, n18_adj_677, n1500, \display_inst.n12272 , 
         n4, \display_inst.vga_init.n4811 , \display_inst.n8_adj_633 , 
         \display_inst.n7755 , \display_inst.vga_init.n6_adj_630 , 
         \display_inst.n7723 , \display_inst.vga_init.VSYNC_N_450 , 
         \display_inst.vga_init.n50 , \display_inst.n4699 , 
         \display_inst.pattern_gen_initial.n4713 , 
         \display_inst.pattern_gen_initial.n13_adj_594 , 
         \display_inst.pattern_gen_initial.n16_adj_615 , 
         \display_inst.pattern_gen_initial.n11651 , 
         \display_inst.pattern_gen_initial.n4839 , 
         \display_inst.pattern_gen_initial.n18_adj_620 , \display_inst.n8 , 
         \display_inst.vga_init.n11608 , \display_inst.n4615 , 
         \display_inst.n4666 , \display_inst.n4_c , 
         \display_inst.pattern_gen_initial.n14_adj_592 , \display_inst.n11615 , 
         \display_inst.n111 , \display_inst.pattern_gen_initial.n7761 , 
         \display_inst.pattern_gen_initial.n7735 , 
         \display_inst.pattern_gen_initial.n4640 , 
         \display_inst.vga_init.n4_adj_629 , \display_inst.vga_init.n12269 , 
         \display_inst.vga_init.n18 , \display_inst.n13142 , 
         \display_inst.n7727 , \display_inst.n4807 , 
         \display_inst.vga_init.n96 , \display_inst.vga_init.n11597 , 
         \display_inst.pattern_gen_initial.n12705 , \display_inst.n4629 , 
         \display_inst.pattern_gen_initial.n6_adj_511 , 
         \display_inst.pattern_gen_initial.n4751 , 
         \display_inst.pattern_gen_initial.n11667 , 
         \display_inst.pattern_gen_initial.n12224 , 
         \display_inst.pattern_gen_initial.n12777 , 
         \display_inst.pattern_gen_initial.rgb_5__N_451[0] , 
         \display_inst.pattern_gen_initial.n4815 , 
         \display_inst.pattern_gen_initial.n12739 , 
         \display_inst.pattern_gen_initial.n13138 , 
         \display_inst.pattern_gen_initial.n7688 , 
         \display_inst.pattern_gen_initial.n6_adj_524 , 
         \display_inst.pattern_gen_initial.n497_adj_535 , 
         \display_inst.pattern_gen_initial.n862 , \display_inst.valid , 
         rgb_c_5, rgb_c_2, \display_inst.pattern_gen_initial.n4762 , 
         \display_inst.pattern_gen_initial.n7342 , 
         \display_inst.pattern_gen_initial.n12216 , 
         \display_inst.pattern_gen_initial.n4820 , 
         \display_inst.pattern_gen_initial.n12 , 
         \display_inst.pattern_gen_initial.n13111 , 
         \display_inst.pattern_gen_initial.n13110 , 
         \display_inst.pattern_gen_initial.n13125 , 
         \display_inst.pattern_gen_initial.n12747 , 
         \display_inst.pattern_gen_initial.n497 , 
         \display_inst.pattern_gen_initial.n12711 , 
         \display_inst.pattern_gen_initial.n13127 , 
         \display_inst.pattern_gen_initial.n31 , 
         \display_inst.pattern_gen_initial.n12697 , 
         \display_inst.pattern_gen_initial.n12723 , 
         \display_inst.pattern_gen_initial.n13135 , 
         \display_inst.pattern_gen_initial.n12753 , 
         \display_inst.pattern_gen_initial.n7717 , 
         \display_inst.pattern_gen_initial.n12771 , 
         \display_inst.pattern_gen_initial.n7319 , 
         \display_inst.pattern_gen_initial.n8_adj_543 , 
         \display_inst.pattern_gen_initial.n3 , 
         \display_inst.pattern_gen_initial.n4830 , 
         \display_inst.pattern_gen_initial.n12246 , 
         \display_inst.pattern_gen_initial.n11614 , 
         \display_inst.pattern_gen_initial.n7765 , 
         \display_inst.pattern_gen_initial.n13_adj_621 , 
         \display_inst.pattern_gen_initial.n4355 , 
         \display_inst.pattern_gen_initial.n13143 , 
         \display_inst.pattern_gen_initial.n12266 , 
         \display_inst.pattern_gen_initial.n7877 , 
         \display_inst.pattern_gen_initial.n328 , 
         \display_inst.pattern_gen_initial.n7903 , 
         \display_inst.pattern_gen_initial.n4688 , 
         \display_inst.pattern_gen_initial.n12_adj_584 , 
         \display_inst.pattern_gen_initial.n12643 , 
         \display_inst.pattern_gen_initial.n4799 , 
         \display_inst.pattern_gen_initial.n4197 , 
         \display_inst.pattern_gen_initial.n307 , 
         \display_inst.pattern_gen_initial.n13_adj_577 , 
         \display_inst.pattern_gen_initial.n10_adj_576 , 
         \display_inst.pattern_gen_initial.n286 , 
         \display_inst.pattern_gen_initial.n16_adj_618 , 
         \display_inst.pattern_gen_initial.n18_adj_553 , 
         \display_inst.pattern_gen_initial.n7881 , 
         \display_inst.pattern_gen_initial.n7339 , 
         \display_inst.pattern_gen_initial.n7883 , 
         \display_inst.pattern_gen_initial.n4710 , 
         \display_inst.pattern_gen_initial.n12254 , 
         \display_inst.pattern_gen_initial.n391 , 
         \display_inst.pattern_gen_initial.n370_adj_554 , 
         \display_inst.pattern_gen_initial.n4487 , 
         \display_inst.pattern_gen_initial.n12_adj_566 , 
         \display_inst.pattern_gen_initial.n7917 , 
         \display_inst.pattern_gen_initial.n7692 , 
         \display_inst.pattern_gen_initial.n12693 , 
         \display_inst.pattern_gen_initial.n12779 , 
         \display_inst.pattern_gen_initial.n12240 , 
         \display_inst.pattern_gen_initial.n349 , 
         \display_inst.pattern_gen_initial.n12718 , 
         \display_inst.pattern_gen_initial.n11_adj_619 , 
         \display_inst.pattern_gen_initial.n12_adj_617 , 
         \display_inst.pattern_gen_initial.n12_adj_597 , 
         \display_inst.pattern_gen_initial.n13121 , 
         \display_inst.pattern_gen_initial.n10_adj_558 , 
         \display_inst.pattern_gen_initial.n5 , 
         \display_inst.pattern_gen_initial.n13_adj_607 , 
         \display_inst.pattern_gen_initial.n11_adj_608 , 
         \display_inst.pattern_gen_initial.n14_adj_605 , 
         \display_inst.pattern_gen_initial.n12_adj_606 , 
         \display_inst.pattern_gen_initial.n13 , 
         \display_inst.pattern_gen_initial.n10_adj_559 , 
         \display_inst.pattern_gen_initial.n16_adj_610 , 
         \display_inst.pattern_gen_initial.n13_adj_561 , 
         \display_inst.pattern_gen_initial.n10_adj_560 , 
         \display_inst.pattern_gen_initial.n16_adj_563 , 
         \display_inst.pattern_gen_initial.n11 , 
         \display_inst.pattern_gen_initial.n12_adj_562 , 
         \display_inst.pattern_gen_initial.n4845 , 
         \display_inst.pattern_gen_initial.n13_adj_565 , 
         \display_inst.pattern_gen_initial.n10_adj_564 , 
         \display_inst.pattern_gen_initial.n16_adj_567 , 
         \display_inst.pattern_gen_initial.n11_adj_568 , 
         \display_inst.pattern_gen_initial.n4854 , 
         \display_inst.pattern_gen_initial.n10_adj_569 , 
         \display_inst.pattern_gen_initial.n13_adj_570 , 
         \display_inst.pattern_gen_initial.n16_adj_572 , 
         \display_inst.pattern_gen_initial.n12_adj_571 , 
         \display_inst.pattern_gen_initial.n11_adj_573 , 
         \display_inst.pattern_gen_initial.n4848 , 
         \display_inst.pattern_gen_initial.n10_adj_574 , 
         \display_inst.pattern_gen_initial.n13_adj_575 , 
         \display_inst.pattern_gen_initial.n16_adj_613 , 
         \display_inst.pattern_gen_initial.n16_adj_591 , 
         \display_inst.pattern_gen_initial.n10_adj_595 , 
         \display_inst.pattern_gen_initial.n13_adj_596 , 
         \display_inst.pattern_gen_initial.n16_adj_598 , 
         \display_inst.pattern_gen_initial.n4836 , 
         \display_inst.pattern_gen_initial.n4851 , 
         \display_inst.pattern_gen_initial.n11_adj_599 , 
         \display_inst.pattern_gen_initial.n13_adj_601 , 
         \display_inst.pattern_gen_initial.n10_adj_600 , 
         \display_inst.pattern_gen_initial.n16_adj_603 , 
         \display_inst.pattern_gen_initial.n11_adj_604 , 
         \display_inst.pattern_gen_initial.n11_adj_611 , 
         \display_inst.pattern_gen_initial.n12_adj_609 , 
         \display_inst.pattern_gen_initial.n4842 , 
         \display_inst.pattern_gen_initial.n11_adj_614 , 
         \display_inst.pattern_gen_initial.n12_adj_612 , 
         \display_inst.pattern_gen_initial.n6_adj_616 , 
         \display_inst.pattern_gen_initial.n12690 , 
         \display_inst.pattern_gen_initial.n12685 , \NES_inst.n4575 , 
         \NES_inst.n21 , continCLK_c, \NES_inst.n8 , \NES_inst.n7 , latch_c, 
         \display_inst.vga_init.VSYNC_N_449 , \display_inst.vga_init.n7690 , 
         VSYNC_c, rgb_c_0, \display_inst.vga_init.valid_N_442 , rgb_c_4, 
         GND_net, \board_inst.n65[2] , n14183, \digital[7] , pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c, 
         data_c;

  display_inst_vga_init_SLICE_0 \display_inst.vga_init.SLICE_0 ( 
    .DI0(\display_inst.vga_init.n35[9] ), .D1(\display_inst.vga_init.n14925 ), 
    .D0(\display_inst.vga_init.n10854 ), .C0(\row_cnt[9] ), 
    .CE(\display_inst.vga_init.n4985 ), .LSR(\display_inst.vga_init.n5261 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n10854 ), 
    .CIN1(\display_inst.vga_init.n14925 ), .Q0(\row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35[9] ), 
    .COUT0(\display_inst.vga_init.n14925 ));
  display_inst_vga_init_SLICE_1 \display_inst.vga_init.SLICE_1 ( 
    .DI1(\display_inst.vga_init.n35[8] ), .DI0(\display_inst.vga_init.n35[7] ), 
    .D1(\display_inst.vga_init.n14922 ), .C1(\row_cnt[8] ), 
    .D0(\display_inst.vga_init.n10852 ), .C0(\row_cnt[7] ), 
    .CE(\display_inst.vga_init.n4985 ), .LSR(\display_inst.vga_init.n5261 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n10852 ), 
    .CIN1(\display_inst.vga_init.n14922 ), .Q0(\row_cnt[7] ), 
    .Q1(\row_cnt[8] ), .F0(\display_inst.vga_init.n35[7] ), 
    .F1(\display_inst.vga_init.n35[8] ), 
    .COUT1(\display_inst.vga_init.n10854 ), 
    .COUT0(\display_inst.vga_init.n14922 ));
  display_inst_vga_init_SLICE_2 \display_inst.vga_init.SLICE_2 ( 
    .DI1(\display_inst.vga_init.n35[6] ), .DI0(\display_inst.vga_init.n35[5] ), 
    .D1(\display_inst.vga_init.n14919 ), .C1(\row_cnt[6] ), 
    .D0(\display_inst.vga_init.n10850 ), .C0(\row_cnt[5] ), 
    .CE(\display_inst.vga_init.n4985 ), .LSR(\display_inst.vga_init.n5261 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n10850 ), 
    .CIN1(\display_inst.vga_init.n14919 ), .Q0(\row_cnt[5] ), 
    .Q1(\row_cnt[6] ), .F0(\display_inst.vga_init.n35[5] ), 
    .F1(\display_inst.vga_init.n35[6] ), 
    .COUT1(\display_inst.vga_init.n10852 ), 
    .COUT0(\display_inst.vga_init.n14919 ));
  display_inst_vga_init_SLICE_3 \display_inst.vga_init.SLICE_3 ( 
    .DI1(\display_inst.vga_init.n35[4] ), .DI0(\display_inst.vga_init.n35[3] ), 
    .D1(\display_inst.vga_init.n14916 ), .C1(\row_cnt[4] ), 
    .D0(\display_inst.vga_init.n10848 ), .C0(\row_cnt[3] ), 
    .CE(\display_inst.vga_init.n4985 ), .LSR(\display_inst.vga_init.n5261 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n10848 ), 
    .CIN1(\display_inst.vga_init.n14916 ), .Q0(\row_cnt[3] ), 
    .Q1(\row_cnt[4] ), .F0(\display_inst.vga_init.n35[3] ), 
    .F1(\display_inst.vga_init.n35[4] ), 
    .COUT1(\display_inst.vga_init.n10850 ), 
    .COUT0(\display_inst.vga_init.n14916 ));
  display_inst_vga_init_SLICE_4 \display_inst.vga_init.SLICE_4 ( 
    .DI1(\display_inst.vga_init.n35[2] ), .DI0(\display_inst.vga_init.n35[1] ), 
    .D1(\display_inst.vga_init.n14913 ), .C1(\row_cnt[2] ), 
    .D0(\display_inst.vga_init.n10846 ), .C0(\row_cnt[1] ), 
    .CE(\display_inst.vga_init.n4985 ), .LSR(\display_inst.vga_init.n5261 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n10846 ), 
    .CIN1(\display_inst.vga_init.n14913 ), .Q0(\row_cnt[1] ), 
    .Q1(\row_cnt[2] ), .F0(\display_inst.vga_init.n35[1] ), 
    .F1(\display_inst.vga_init.n35[2] ), 
    .COUT1(\display_inst.vga_init.n10848 ), 
    .COUT0(\display_inst.vga_init.n14913 ));
  display_inst_vga_init_SLICE_5 \display_inst.vga_init.SLICE_5 ( 
    .DI1(\display_inst.vga_init.n35[0] ), .D1(\display_inst.vga_init.n14910 ), 
    .C1(\row_cnt[0] ), .B1(VCC_net), .CE(\display_inst.vga_init.n4985 ), 
    .LSR(\display_inst.vga_init.n5261 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n14910 ), .Q1(\row_cnt[0] ), 
    .F1(\display_inst.vga_init.n35[0] ), 
    .COUT1(\display_inst.vga_init.n10846 ), 
    .COUT0(\display_inst.vga_init.n14910 ));
  display_inst_vga_init_SLICE_6 \display_inst.vga_init.SLICE_6 ( 
    .DI0(\display_inst.vga_init.n45[9] ), .D1(\display_inst.vga_init.n14940 ), 
    .D0(\display_inst.vga_init.n10865 ), .C0(\column_cnt[9] ), 
    .LSR(\display_inst.vga_init.n4985 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n10865 ), 
    .CIN1(\display_inst.vga_init.n14940 ), .Q0(\column_cnt[9] ), 
    .F0(\display_inst.vga_init.n45[9] ), 
    .COUT0(\display_inst.vga_init.n14940 ));
  display_inst_vga_init_SLICE_7 \display_inst.vga_init.SLICE_7 ( 
    .DI1(\display_inst.vga_init.n45[8] ), .DI0(\display_inst.vga_init.n45[7] ), 
    .D1(\display_inst.vga_init.n14937 ), .C1(\column_cnt[8] ), 
    .D0(\display_inst.vga_init.n10863 ), .C0(\column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n4985 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n10863 ), 
    .CIN1(\display_inst.vga_init.n14937 ), .Q0(\column_cnt[7] ), 
    .Q1(\column_cnt[8] ), .F0(\display_inst.vga_init.n45[7] ), 
    .F1(\display_inst.vga_init.n45[8] ), 
    .COUT1(\display_inst.vga_init.n10865 ), 
    .COUT0(\display_inst.vga_init.n14937 ));
  display_inst_vga_init_SLICE_8 \display_inst.vga_init.SLICE_8 ( 
    .DI1(\display_inst.vga_init.n45[6] ), .DI0(\display_inst.vga_init.n45[5] ), 
    .D1(\display_inst.vga_init.n14934 ), .C1(\column_cnt[6] ), 
    .D0(\display_inst.vga_init.n10861 ), .C0(\column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n4985 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n10861 ), 
    .CIN1(\display_inst.vga_init.n14934 ), .Q0(\column_cnt[5] ), 
    .Q1(\column_cnt[6] ), .F0(\display_inst.vga_init.n45[5] ), 
    .F1(\display_inst.vga_init.n45[6] ), 
    .COUT1(\display_inst.vga_init.n10863 ), 
    .COUT0(\display_inst.vga_init.n14934 ));
  display_inst_vga_init_SLICE_9 \display_inst.vga_init.SLICE_9 ( 
    .DI1(\display_inst.vga_init.n45[4] ), .DI0(\display_inst.vga_init.n45[3] ), 
    .D1(\display_inst.vga_init.n14931 ), .C1(\column_cnt[4] ), 
    .D0(\display_inst.vga_init.n10859 ), .C0(\column_cnt[3] ), 
    .LSR(\display_inst.vga_init.n4985 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n10859 ), 
    .CIN1(\display_inst.vga_init.n14931 ), .Q0(\column_cnt[3] ), 
    .Q1(\column_cnt[4] ), .F0(\display_inst.vga_init.n45[3] ), 
    .F1(\display_inst.vga_init.n45[4] ), 
    .COUT1(\display_inst.vga_init.n10861 ), 
    .COUT0(\display_inst.vga_init.n14931 ));
  display_inst_vga_init_SLICE_10 \display_inst.vga_init.SLICE_10 ( 
    .DI1(\display_inst.vga_init.n45[2] ), .DI0(\display_inst.vga_init.n45[1] ), 
    .D1(\display_inst.vga_init.n14928 ), .C1(\column_cnt[2] ), 
    .D0(\display_inst.vga_init.n10857 ), .C0(\column_cnt[1] ), 
    .LSR(\display_inst.vga_init.n4985 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n10857 ), 
    .CIN1(\display_inst.vga_init.n14928 ), .Q0(\column_cnt[1] ), 
    .Q1(\column_cnt[2] ), .F0(\display_inst.vga_init.n45[1] ), 
    .F1(\display_inst.vga_init.n45[2] ), 
    .COUT1(\display_inst.vga_init.n10859 ), 
    .COUT0(\display_inst.vga_init.n14928 ));
  display_inst_vga_init_SLICE_11 \display_inst.vga_init.SLICE_11 ( 
    .DI1(\display_inst.vga_init.n45[0] ), .D1(\display_inst.vga_init.n14859 ), 
    .C1(\column_cnt[0] ), .B1(VCC_net), .LSR(\display_inst.vga_init.n4985 ), 
    .CLK(\display_inst.clk ), .CIN1(\display_inst.vga_init.n14859 ), 
    .Q1(\column_cnt[0] ), .F1(\display_inst.vga_init.n45[0] ), 
    .COUT1(\display_inst.vga_init.n10857 ), 
    .COUT0(\display_inst.vga_init.n14859 ));
  display_inst_pattern_gen_initial_SLICE_12 
    \display_inst.pattern_gen_initial.SLICE_12 ( 
    .D1(\display_inst.pattern_gen_initial.n14742 ), .C1(VCC_net), 
    .B1(\column_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n14742 ), 
    .F1(\display_inst.pattern_gen_initial.n121 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10925 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14742 ));
  display_inst_pattern_gen_initial_SLICE_13 
    \display_inst.pattern_gen_initial.SLICE_13 ( 
    .D1(\display_inst.pattern_gen_initial.n14700 ), 
    .D0(\display_inst.pattern_gen_initial.n10901 ), .C0(VCC_net), 
    .B0(\row_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n10901 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14700 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14700 ));
  display_inst_pattern_gen_initial_SLICE_14 
    \display_inst.pattern_gen_initial.SLICE_14 ( 
    .D1(\display_inst.pattern_gen_initial.n14697 ), .C1(VCC_net), 
    .B1(\row_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n10899 ), 
    .C0(VCC_net), .B0(\row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10899 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14697 ), 
    .F0(\display_inst.pattern_gen_initial.n278 ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10901 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14697 ));
  display_inst_pattern_gen_initial_SLICE_15 
    \display_inst.pattern_gen_initial.SLICE_15 ( 
    .D1(\display_inst.pattern_gen_initial.n14772 ), 
    .D0(\display_inst.pattern_gen_initial.n10810 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10810 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14772 ), 
    .F0(\display_inst.pattern_gen_initial.n2907[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14772 ));
  display_inst_pattern_gen_initial_SLICE_16 
    \display_inst.pattern_gen_initial.SLICE_16 ( 
    .D1(\display_inst.pattern_gen_initial.n14793 ), 
    .D0(\display_inst.pattern_gen_initial.n10787 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10787 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14793 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14793 ));
  display_inst_pattern_gen_initial_SLICE_17 
    \display_inst.pattern_gen_initial.SLICE_17 ( 
    .D1(\display_inst.pattern_gen_initial.n14787 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n10785 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10785 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14787 ), 
    .F0(\display_inst.pattern_gen_initial.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10787 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14787 ));
  display_inst_pattern_gen_initial_SLICE_18 
    \display_inst.pattern_gen_initial.SLICE_18 ( 
    .D1(\display_inst.pattern_gen_initial.n14757 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n119_c ), 
    .CIN1(\display_inst.pattern_gen_initial.n14757 ), 
    .F1(\display_inst.pattern_gen_initial.n2907[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10806 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14757 ));
  display_inst_pattern_gen_initial_SLICE_19 
    \display_inst.pattern_gen_initial.SLICE_19 ( 
    .D1(\display_inst.pattern_gen_initial.n14769 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412 ), 
    .D0(\display_inst.pattern_gen_initial.n10808 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10808 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14769 ), 
    .F0(\display_inst.pattern_gen_initial.n2907[7] ), 
    .F1(\display_inst.pattern_gen_initial.n2907[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10810 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14769 ));
  display_inst_pattern_gen_initial_SLICE_20 
    \display_inst.pattern_gen_initial.SLICE_20 ( 
    .D1(\display_inst.pattern_gen_initial.n14694 ), .C1(VCC_net), 
    .B1(\row_cnt[6] ), .D0(\display_inst.pattern_gen_initial.n10897 ), 
    .C0(VCC_net), .B0(\row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10897 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14694 ), 
    .F0(\display_inst.pattern_gen_initial.n373 ), 
    .F1(\display_inst.pattern_gen_initial.n228 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10899 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14694 ));
  display_inst_pattern_gen_initial_SLICE_21 
    \display_inst.pattern_gen_initial.SLICE_21 ( 
    .D1(\display_inst.pattern_gen_initial.n14691 ), .B1(\row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n10895 ), .C0(VCC_net), 
    .B0(\row_cnt[3] ), .CIN0(\display_inst.pattern_gen_initial.n10895 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14691 ), 
    .F0(\display_inst.pattern_gen_initial.n231 ), 
    .F1(\display_inst.pattern_gen_initial.n230 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10897 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14691 ));
  display_inst_pattern_gen_initial_SLICE_22 
    \display_inst.pattern_gen_initial.SLICE_22 ( 
    .D1(\display_inst.pattern_gen_initial.n14688 ), .C1(VCC_net), 
    .B1(\row_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n14688 ), 
    .F1(\display_inst.pattern_gen_initial.n232 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10895 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14688 ));
  display_inst_pattern_gen_initial_SLICE_23 
    \display_inst.pattern_gen_initial.SLICE_23 ( 
    .D1(\display_inst.pattern_gen_initial.n14838 ), 
    .D0(\display_inst.pattern_gen_initial.n10892 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10892 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14838 ), 
    .F0(\display_inst.pattern_gen_initial.n47_c[7] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14838 ));
  display_inst_pattern_gen_initial_SLICE_24 
    \display_inst.pattern_gen_initial.SLICE_24 ( 
    .D1(\display_inst.pattern_gen_initial.n14820 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n10890 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10890 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14820 ), .F0(n41_adj_716), 
    .F1(n40_adj_711), .COUT1(\display_inst.pattern_gen_initial.n10892 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14820 ));
  display_inst_pattern_gen_initial_SLICE_25 
    \display_inst.pattern_gen_initial.SLICE_25 ( 
    .D1(\display_inst.pattern_gen_initial.n14817 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n10888 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n10888 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14817 ), .F0(n43), 
    .F1(n42_adj_700), .COUT1(\display_inst.pattern_gen_initial.n10890 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14817 ));
  display_inst_pattern_gen_initial_SLICE_26 
    \display_inst.pattern_gen_initial.SLICE_26 ( 
    .D1(\display_inst.pattern_gen_initial.n14814 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n10886 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n10886 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14814 ), .F0(n45_2), 
    .F1(n44_adj_722), .COUT1(\display_inst.pattern_gen_initial.n10888 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14814 ));
  display_inst_pattern_gen_initial_SLICE_27 
    \display_inst.pattern_gen_initial.SLICE_27 ( 
    .D1(\display_inst.pattern_gen_initial.n14811 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n14811 ), .F1(n46), 
    .COUT1(\display_inst.pattern_gen_initial.n10886 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14811 ));
  display_inst_pattern_gen_initial_SLICE_28 
    \display_inst.pattern_gen_initial.SLICE_28 ( 
    .D1(\display_inst.pattern_gen_initial.n14853 ), 
    .D0(\display_inst.pattern_gen_initial.n10883 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10883 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14853 ), .F0(n39_adj_718), 
    .COUT0(\display_inst.pattern_gen_initial.n14853 ));
  display_inst_pattern_gen_initial_SLICE_29 
    \display_inst.pattern_gen_initial.SLICE_29 ( 
    .D1(\display_inst.pattern_gen_initial.n14760 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n12647 ), 
    .D0(\display_inst.pattern_gen_initial.n10806 ), 
    .B0(\display_inst.pattern_gen_initial.n4549 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10806 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14760 ), 
    .F0(\display_inst.pattern_gen_initial.n2907[5] ), 
    .F1(\display_inst.pattern_gen_initial.n2907[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10808 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14760 ));
  display_inst_pattern_gen_initial_SLICE_30 
    \display_inst.pattern_gen_initial.SLICE_30 ( 
    .D1(\display_inst.pattern_gen_initial.n14850 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n10881 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10881 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14850 ), .F0(n41_adj_695), 
    .F1(n40_adj_696), .COUT1(\display_inst.pattern_gen_initial.n10883 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14850 ));
  display_inst_pattern_gen_initial_SLICE_31 
    \display_inst.pattern_gen_initial.SLICE_31 ( 
    .D1(\display_inst.pattern_gen_initial.n14784 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n10783 ), 
    .B0(\display_inst.pattern_gen_initial.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10783 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14784 ), 
    .F0(\display_inst.pattern_gen_initial.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10785 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14784 ));
  display_inst_pattern_gen_initial_SLICE_32 
    \display_inst.pattern_gen_initial.SLICE_32 ( 
    .D1(\display_inst.pattern_gen_initial.n14790 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n10802 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10802 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14790 ), 
    .F0(\display_inst.pattern_gen_initial.n2895[8] ), 
    .F1(\display_inst.pattern_gen_initial.n2895[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14790 ));
  display_inst_pattern_gen_initial_SLICE_33 
    \display_inst.pattern_gen_initial.SLICE_33 ( 
    .D1(\display_inst.pattern_gen_initial.n14781 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n10781 ), 
    .B0(\display_inst.pattern_gen_initial.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10781 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14781 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10783 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14781 ));
  display_inst_pattern_gen_initial_SLICE_34 
    \display_inst.pattern_gen_initial.SLICE_34 ( 
    .D1(\display_inst.pattern_gen_initial.n14778 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n121 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14778 ), 
    .F1(\display_inst.pattern_gen_initial.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10781 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14778 ));
  display_inst_pattern_gen_initial_SLICE_35 
    \display_inst.pattern_gen_initial.SLICE_35 ( 
    .D1(\display_inst.pattern_gen_initial.n14712 ), 
    .D0(\display_inst.pattern_gen_initial.n10778 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_517 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10778 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14712 ), 
    .F0(\display_inst.pattern_gen_initial.n2869[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14712 ));
  display_inst_pattern_gen_initial_SLICE_36 
    \display_inst.pattern_gen_initial.SLICE_36 ( 
    .D1(\display_inst.pattern_gen_initial.n14775 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n10800 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10800 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14775 ), 
    .F0(\display_inst.pattern_gen_initial.n2895[6] ), 
    .F1(\display_inst.pattern_gen_initial.n2895[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10802 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14775 ));
  display_inst_pattern_gen_initial_SLICE_37 
    \display_inst.pattern_gen_initial.SLICE_37 ( 
    .D1(\display_inst.pattern_gen_initial.n14766 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n10798 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10798 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14766 ), 
    .F0(\display_inst.pattern_gen_initial.n2895[4] ), 
    .F1(\display_inst.pattern_gen_initial.n2895[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10800 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14766 ));
  display_inst_pattern_gen_initial_SLICE_38 
    \display_inst.pattern_gen_initial.SLICE_38 ( 
    .D1(\display_inst.pattern_gen_initial.n14763 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n120 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14763 ), 
    .F1(\display_inst.pattern_gen_initial.n2895[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10798 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14763 ));
  display_inst_pattern_gen_initial_SLICE_39 
    \display_inst.pattern_gen_initial.SLICE_39 ( 
    .D1(\display_inst.pattern_gen_initial.n14724 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_520 ), 
    .D0(\display_inst.pattern_gen_initial.n10794 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_521 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10794 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14724 ), 
    .F0(\display_inst.pattern_gen_initial.n2881[8] ), 
    .F1(\display_inst.pattern_gen_initial.n2881[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14724 ));
  display_inst_pattern_gen_initial_SLICE_40 
    \display_inst.pattern_gen_initial.SLICE_40 ( 
    .D1(\display_inst.pattern_gen_initial.n14847 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n10879 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10879 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14847 ), .F0(n43_adj_723), 
    .F1(n42_adj_710), .COUT1(\display_inst.pattern_gen_initial.n10881 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14847 ));
  display_inst_pattern_gen_initial_SLICE_41 
    \display_inst.pattern_gen_initial.SLICE_41 ( 
    .D1(\display_inst.pattern_gen_initial.n14709 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_537 ), 
    .D0(\display_inst.pattern_gen_initial.n10776 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_536 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10776 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14709 ), 
    .F0(\display_inst.pattern_gen_initial.n2869[7] ), 
    .F1(\display_inst.pattern_gen_initial.n2869[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10778 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14709 ));
  display_inst_pattern_gen_initial_SLICE_42 
    \display_inst.pattern_gen_initial.SLICE_42 ( 
    .D1(\display_inst.pattern_gen_initial.n14844 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n10877 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10877 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14844 ), .F0(n45_adj_699), 
    .F1(n44_adj_693), .COUT1(\display_inst.pattern_gen_initial.n10879 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14844 ));
  display_inst_pattern_gen_initial_SLICE_43 
    \display_inst.pattern_gen_initial.SLICE_43 ( 
    .D1(\display_inst.pattern_gen_initial.n14721 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_519 ), 
    .D0(\display_inst.pattern_gen_initial.n10792 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_518 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10792 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14721 ), 
    .F0(\display_inst.pattern_gen_initial.n2881[6] ), 
    .F1(\display_inst.pattern_gen_initial.n2881[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10794 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14721 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n14841 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n14841 ), .F1(n46_adj_715), 
    .COUT1(\display_inst.pattern_gen_initial.n10877 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14841 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n14808 ), 
    .D0(\display_inst.pattern_gen_initial.n10874 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10874 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14808 ), .F0(n39), 
    .COUT0(\display_inst.pattern_gen_initial.n14808 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n14805 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n10872 ), 
    .C0(\display_inst.pattern_gen_initial.n90[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10872 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14805 ), .F0(n41), .F1(n40), 
    .COUT1(\display_inst.pattern_gen_initial.n10874 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14805 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n14802 ), 
    .C1(\display_inst.pattern_gen_initial.n90[6] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n10870 ), 
    .C0(\display_inst.pattern_gen_initial.n90[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n10870 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14802 ), .F0(n43_adj_681), 
    .F1(n42), .COUT1(\display_inst.pattern_gen_initial.n10872 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14802 ));
  display_inst_pattern_gen_initial_SLICE_48 
    \display_inst.pattern_gen_initial.SLICE_48 ( 
    .D1(\display_inst.pattern_gen_initial.n14799 ), 
    .C1(\display_inst.pattern_gen_initial.n90[4] ), 
    .D0(\display_inst.pattern_gen_initial.n10868 ), 
    .C0(\display_inst.pattern_gen_initial.n90[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10868 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14799 ), .F0(n45_adj_680), 
    .F1(n44_adj_685), .COUT1(\display_inst.pattern_gen_initial.n10870 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14799 ));
  display_inst_pattern_gen_initial_SLICE_49 
    \display_inst.pattern_gen_initial.SLICE_49 ( 
    .D1(\display_inst.pattern_gen_initial.n14796 ), 
    .C1(\display_inst.pattern_gen_initial.n90[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n14796 ), .F1(n46_adj_686), 
    .COUT1(\display_inst.pattern_gen_initial.n10868 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14796 ));
  display_inst_pattern_gen_initial_SLICE_50 
    \display_inst.pattern_gen_initial.SLICE_50 ( 
    .D1(\display_inst.pattern_gen_initial.n14706 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n12625 ), 
    .D0(\display_inst.pattern_gen_initial.n10774 ), 
    .B0(\display_inst.pattern_gen_initial.n4539 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10774 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14706 ), 
    .F0(\display_inst.pattern_gen_initial.n2869[5] ), 
    .F1(\display_inst.pattern_gen_initial.n2869[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10776 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14706 ));
  display_inst_pattern_gen_initial_SLICE_51 
    \display_inst.pattern_gen_initial.SLICE_51 ( 
    .D1(\display_inst.pattern_gen_initial.n14718 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_515 ), 
    .D0(\display_inst.pattern_gen_initial.n10790 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_516 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10790 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14718 ), 
    .F0(\display_inst.pattern_gen_initial.n2881[4] ), 
    .F1(\display_inst.pattern_gen_initial.n2881[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10792 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14718 ));
  display_inst_pattern_gen_initial_SLICE_52 
    \display_inst.pattern_gen_initial.SLICE_52 ( 
    .D1(\display_inst.pattern_gen_initial.n14703 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n230 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14703 ), 
    .F1(\display_inst.pattern_gen_initial.n2869[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10774 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14703 ));
  display_inst_pattern_gen_initial_SLICE_53 
    \display_inst.pattern_gen_initial.SLICE_53 ( 
    .D1(\display_inst.pattern_gen_initial.n14715 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n231 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14715 ), 
    .F1(\display_inst.pattern_gen_initial.n2881[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10790 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14715 ));
  display_inst_pattern_gen_initial_SLICE_54 
    \display_inst.pattern_gen_initial.SLICE_54 ( 
    .D1(\display_inst.pattern_gen_initial.n14739 ), 
    .D0(\display_inst.pattern_gen_initial.n10949 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n14281 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10949 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14739 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_624[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n14739 ));
  display_inst_pattern_gen_initial_SLICE_55 
    \display_inst.pattern_gen_initial.SLICE_55 ( 
    .D1(\display_inst.pattern_gen_initial.n14736 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n14276 ), 
    .D0(\display_inst.pattern_gen_initial.n10947 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n14277 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10947 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14736 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_624[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_624[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10949 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14736 ));
  display_inst_pattern_gen_initial_SLICE_56 
    \display_inst.pattern_gen_initial.SLICE_56 ( 
    .D1(\display_inst.pattern_gen_initial.n14733 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_579 ), 
    .D0(\display_inst.pattern_gen_initial.n10945 ), 
    .B0(\display_inst.pattern_gen_initial.n490_adj_578 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10945 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14733 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_624[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_624[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10947 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14733 ));
  display_inst_pattern_gen_initial_SLICE_57 
    \display_inst.pattern_gen_initial.SLICE_57 ( 
    .D1(\display_inst.pattern_gen_initial.n14730 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_581 ), 
    .D0(\display_inst.pattern_gen_initial.n10943 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_580 ), 
    .CIN0(\display_inst.pattern_gen_initial.n10943 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14730 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_624[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_624[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10945 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14730 ));
  display_inst_pattern_gen_initial_SLICE_58 
    \display_inst.pattern_gen_initial.SLICE_58 ( 
    .D1(\display_inst.pattern_gen_initial.n14727 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n232 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14727 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_624[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n10943 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14727 ));
  display_inst_pattern_gen_initial_SLICE_59 
    \display_inst.pattern_gen_initial.SLICE_59 ( 
    .D1(\display_inst.pattern_gen_initial.n14835 ), 
    .D0(\display_inst.pattern_gen_initial.n10940 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10940 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14835 ), .F0(n39_adj_721), 
    .COUT0(\display_inst.pattern_gen_initial.n14835 ));
  display_inst_pattern_gen_initial_SLICE_60 
    \display_inst.pattern_gen_initial.SLICE_60 ( 
    .D1(\display_inst.pattern_gen_initial.n14832 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n10938 ), 
    .C0(\display_inst.pattern_gen_initial.n90[7] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n10938 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14832 ), .F0(n41_adj_701), 
    .F1(n40_adj_676), .COUT1(\display_inst.pattern_gen_initial.n10940 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14832 ));
  display_inst_pattern_gen_initial_SLICE_61 
    \display_inst.pattern_gen_initial.SLICE_61 ( 
    .D1(\display_inst.pattern_gen_initial.n14829 ), 
    .C1(\display_inst.pattern_gen_initial.n90[6] ), 
    .D0(\display_inst.pattern_gen_initial.n10936 ), 
    .C0(\display_inst.pattern_gen_initial.n90[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10936 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14829 ), .F0(n43_adj_713), 
    .F1(n42_adj_720), .COUT1(\display_inst.pattern_gen_initial.n10938 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14829 ));
  display_inst_pattern_gen_initial_SLICE_62 
    \display_inst.pattern_gen_initial.SLICE_62 ( 
    .D1(\display_inst.pattern_gen_initial.n14826 ), 
    .C1(\display_inst.pattern_gen_initial.n90[4] ), 
    .D0(\display_inst.pattern_gen_initial.n10934 ), 
    .C0(\display_inst.pattern_gen_initial.n90[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n10934 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14826 ), .F0(n45_adj_712), 
    .F1(n44), .COUT1(\display_inst.pattern_gen_initial.n10936 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14826 ));
  display_inst_pattern_gen_initial_SLICE_63 
    \display_inst.pattern_gen_initial.SLICE_63 ( 
    .D1(\display_inst.pattern_gen_initial.n14823 ), 
    .C1(\display_inst.pattern_gen_initial.n90[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n14823 ), .F1(n46_adj_698), 
    .COUT1(\display_inst.pattern_gen_initial.n10934 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14823 ));
  display_inst_pattern_gen_initial_SLICE_64 
    \display_inst.pattern_gen_initial.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n14754 ), 
    .D0(\display_inst.pattern_gen_initial.n10931 ), .C0(VCC_net), 
    .B0(\column_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n10931 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14754 ), 
    .F0(\display_inst.pattern_gen_initial.n171 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14754 ));
  display_inst_pattern_gen_initial_SLICE_65 
    \display_inst.pattern_gen_initial.SLICE_65 ( 
    .D1(\display_inst.pattern_gen_initial.n14751 ), .C1(VCC_net), 
    .B1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n10929 ), 
    .C0(VCC_net), .B0(\column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10929 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14751 ), 
    .F0(\display_inst.pattern_gen_initial.n116 ), 
    .F1(\display_inst.pattern_gen_initial.n115 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10931 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14751 ));
  display_inst_pattern_gen_initial_SLICE_66 
    \display_inst.pattern_gen_initial.SLICE_66 ( 
    .D1(\display_inst.pattern_gen_initial.n14748 ), .B1(\column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n10927 ), .B0(\column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10927 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14748 ), 
    .F0(\display_inst.pattern_gen_initial.n118 ), 
    .F1(\display_inst.pattern_gen_initial.n117 ), 
    .COUT1(\display_inst.pattern_gen_initial.n10929 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14748 ));
  display_inst_pattern_gen_initial_SLICE_67 
    \display_inst.pattern_gen_initial.SLICE_67 ( 
    .D1(\display_inst.pattern_gen_initial.n14745 ), .C1(VCC_net), 
    .B1(\column_cnt[4] ), .D0(\display_inst.pattern_gen_initial.n10925 ), 
    .C0(VCC_net), .B0(\column_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n10925 ), 
    .CIN1(\display_inst.pattern_gen_initial.n14745 ), 
    .F0(\display_inst.pattern_gen_initial.n120 ), 
    .F1(\display_inst.pattern_gen_initial.n119_c ), 
    .COUT1(\display_inst.pattern_gen_initial.n10927 ), 
    .COUT0(\display_inst.pattern_gen_initial.n14745 ));
  board_inst_snakePos_inst_SLICE_68 \board_inst.snakePos_inst.SLICE_68 ( 
    .DI1(\board_inst.snakePos_inst.n33[6] ), 
    .DI0(\board_inst.snakePos_inst.n33[5] ), 
    .D1(\board_inst.snakePos_inst.n14907 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .D0(\board_inst.snakePos_inst.n10842 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[5] ), .LSR(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n10842 ), 
    .CIN1(\board_inst.snakePos_inst.n14907 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .F0(\board_inst.snakePos_inst.n33[5] ), 
    .F1(\board_inst.snakePos_inst.n33[6] ), 
    .COUT0(\board_inst.snakePos_inst.n14907 ));
  board_inst_snakePos_inst_SLICE_69 \board_inst.snakePos_inst.SLICE_69 ( 
    .DI1(\board_inst.snakePos_inst.n101[8] ), 
    .DI0(\board_inst.snakePos_inst.n101[7] ), 
    .D1(\board_inst.snakePos_inst.n14874 ), 
    .C1(\board_inst.snakePos_inst.n16 ), 
    .D0(\board_inst.snakePos_inst.n10819 ), 
    .C0(\board_inst.snakePos_inst.n17 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10819 ), 
    .CIN1(\board_inst.snakePos_inst.n14874 ), 
    .Q0(\board_inst.snakePos_inst.n17 ), .Q1(\board_inst.snakePos_inst.n16 ), 
    .F0(\board_inst.snakePos_inst.n101[7] ), 
    .F1(\board_inst.snakePos_inst.n101[8] ), 
    .COUT1(\board_inst.snakePos_inst.n10821 ), 
    .COUT0(\board_inst.snakePos_inst.n14874 ));
  board_inst_snakePos_inst_SLICE_70 \board_inst.snakePos_inst.SLICE_70 ( 
    .DI1(\board_inst.snakePos_inst.n101[0] ), 
    .D1(\board_inst.snakePos_inst.n14685 ), 
    .C1(\board_inst.snakePos_inst.n24 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\board_inst.snakePos_inst.n14685 ), 
    .Q1(\board_inst.snakePos_inst.n24 ), 
    .F1(\board_inst.snakePos_inst.n101[0] ), 
    .COUT1(\board_inst.snakePos_inst.n10813 ), 
    .COUT0(\board_inst.snakePos_inst.n14685 ));
  board_inst_snakePos_inst_SLICE_71 \board_inst.snakePos_inst.SLICE_71 ( 
    .DI1(\board_inst.snakePos_inst.n33[4] ), 
    .DI0(\board_inst.snakePos_inst.n33[3] ), 
    .D1(\board_inst.snakePos_inst.n14904 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .D0(\board_inst.snakePos_inst.n10840 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), .LSR(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n10840 ), 
    .CIN1(\board_inst.snakePos_inst.n14904 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .F0(\board_inst.snakePos_inst.n33[3] ), 
    .F1(\board_inst.snakePos_inst.n33[4] ), 
    .COUT1(\board_inst.snakePos_inst.n10842 ), 
    .COUT0(\board_inst.snakePos_inst.n14904 ));
  board_inst_snakePos_inst_SLICE_72 \board_inst.snakePos_inst.SLICE_72 ( 
    .DI1(\board_inst.snakePos_inst.n101[6] ), 
    .DI0(\board_inst.snakePos_inst.n101[5] ), 
    .D1(\board_inst.snakePos_inst.n14871 ), 
    .C1(\board_inst.snakePos_inst.n18 ), 
    .D0(\board_inst.snakePos_inst.n10817 ), 
    .C0(\board_inst.snakePos_inst.n19 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10817 ), 
    .CIN1(\board_inst.snakePos_inst.n14871 ), 
    .Q0(\board_inst.snakePos_inst.n19 ), .Q1(\board_inst.snakePos_inst.n18 ), 
    .F0(\board_inst.snakePos_inst.n101[5] ), 
    .F1(\board_inst.snakePos_inst.n101[6] ), 
    .COUT1(\board_inst.snakePos_inst.n10819 ), 
    .COUT0(\board_inst.snakePos_inst.n14871 ));
  board_inst_snakePos_inst_SLICE_73 \board_inst.snakePos_inst.SLICE_73 ( 
    .DI1(\board_inst.snakePos_inst.n33[2] ), 
    .DI0(\board_inst.snakePos_inst.n33[1] ), 
    .D1(\board_inst.snakePos_inst.n14901 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .D0(\board_inst.snakePos_inst.n10838 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[1] ), .LSR(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n10838 ), 
    .CIN1(\board_inst.snakePos_inst.n14901 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .F0(\board_inst.snakePos_inst.n33[1] ), 
    .F1(\board_inst.snakePos_inst.n33[2] ), 
    .COUT1(\board_inst.snakePos_inst.n10840 ), 
    .COUT0(\board_inst.snakePos_inst.n14901 ));
  board_inst_snakePos_inst_SLICE_74 \board_inst.snakePos_inst.SLICE_74 ( 
    .DI1(\board_inst.snakePos_inst.n33[0] ), 
    .D1(\board_inst.snakePos_inst.n14856 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[0] ), .B1(VCC_net), 
    .LSR(reset), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN1(\board_inst.snakePos_inst.n14856 ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .F1(\board_inst.snakePos_inst.n33[0] ), 
    .COUT1(\board_inst.snakePos_inst.n10838 ), 
    .COUT0(\board_inst.snakePos_inst.n14856 ));
  board_inst_snakePos_inst_SLICE_75 \board_inst.snakePos_inst.SLICE_75 ( 
    .DI0(\board_inst.snakePos_inst.n101[23] ), 
    .D1(\board_inst.snakePos_inst.n14898 ), 
    .D0(\board_inst.snakePos_inst.n10835 ), 
    .C0(\board_inst.snakePos_inst.snakeCLK ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10835 ), 
    .CIN1(\board_inst.snakePos_inst.n14898 ), 
    .Q0(\board_inst.snakePos_inst.snakeCLK ), 
    .F0(\board_inst.snakePos_inst.n101[23] ), 
    .COUT0(\board_inst.snakePos_inst.n14898 ));
  board_inst_snakePos_inst_SLICE_76 \board_inst.snakePos_inst.SLICE_76 ( 
    .DI1(\board_inst.snakePos_inst.n101[22] ), 
    .DI0(\board_inst.snakePos_inst.n101[21] ), 
    .D1(\board_inst.snakePos_inst.n14895 ), .C1(\board_inst.snakePos_inst.n2 ), 
    .D0(\board_inst.snakePos_inst.n10833 ), .C0(\board_inst.snakePos_inst.n3 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n10833 ), 
    .CIN1(\board_inst.snakePos_inst.n14895 ), 
    .Q0(\board_inst.snakePos_inst.n3 ), .Q1(\board_inst.snakePos_inst.n2 ), 
    .F0(\board_inst.snakePos_inst.n101[21] ), 
    .F1(\board_inst.snakePos_inst.n101[22] ), 
    .COUT1(\board_inst.snakePos_inst.n10835 ), 
    .COUT0(\board_inst.snakePos_inst.n14895 ));
  board_inst_snakePos_inst_SLICE_77 \board_inst.snakePos_inst.SLICE_77 ( 
    .DI1(\board_inst.snakePos_inst.n101[20] ), 
    .DI0(\board_inst.snakePos_inst.n101[19] ), 
    .D1(\board_inst.snakePos_inst.n14892 ), .C1(\board_inst.snakePos_inst.n4 ), 
    .D0(\board_inst.snakePos_inst.n10831 ), .C0(\board_inst.snakePos_inst.n5 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n10831 ), 
    .CIN1(\board_inst.snakePos_inst.n14892 ), 
    .Q0(\board_inst.snakePos_inst.n5 ), .Q1(\board_inst.snakePos_inst.n4 ), 
    .F0(\board_inst.snakePos_inst.n101[19] ), 
    .F1(\board_inst.snakePos_inst.n101[20] ), 
    .COUT1(\board_inst.snakePos_inst.n10833 ), 
    .COUT0(\board_inst.snakePos_inst.n14892 ));
  board_inst_snakePos_inst_SLICE_78 \board_inst.snakePos_inst.SLICE_78 ( 
    .DI1(\board_inst.snakePos_inst.n101[18] ), 
    .DI0(\board_inst.snakePos_inst.n101[17] ), 
    .D1(\board_inst.snakePos_inst.n14889 ), .C1(\board_inst.snakePos_inst.n6 ), 
    .D0(\board_inst.snakePos_inst.n10829 ), .C0(\board_inst.snakePos_inst.n7 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n10829 ), 
    .CIN1(\board_inst.snakePos_inst.n14889 ), 
    .Q0(\board_inst.snakePos_inst.n7 ), .Q1(\board_inst.snakePos_inst.n6 ), 
    .F0(\board_inst.snakePos_inst.n101[17] ), 
    .F1(\board_inst.snakePos_inst.n101[18] ), 
    .COUT1(\board_inst.snakePos_inst.n10831 ), 
    .COUT0(\board_inst.snakePos_inst.n14889 ));
  board_inst_snakePos_inst_SLICE_79 \board_inst.snakePos_inst.SLICE_79 ( 
    .DI1(\board_inst.snakePos_inst.n101[16] ), 
    .DI0(\board_inst.snakePos_inst.n101[15] ), 
    .D1(\board_inst.snakePos_inst.n14886 ), .C1(\board_inst.snakePos_inst.n8 ), 
    .D0(\board_inst.snakePos_inst.n10827 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_471 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10827 ), 
    .CIN1(\board_inst.snakePos_inst.n14886 ), 
    .Q0(\board_inst.snakePos_inst.n9_adj_471 ), 
    .Q1(\board_inst.snakePos_inst.n8 ), 
    .F0(\board_inst.snakePos_inst.n101[15] ), 
    .F1(\board_inst.snakePos_inst.n101[16] ), 
    .COUT1(\board_inst.snakePos_inst.n10829 ), 
    .COUT0(\board_inst.snakePos_inst.n14886 ));
  board_inst_snakePos_inst_SLICE_80 \board_inst.snakePos_inst.SLICE_80 ( 
    .DI1(\board_inst.snakePos_inst.n101[14] ), 
    .DI0(\board_inst.snakePos_inst.n101[13] ), 
    .D1(\board_inst.snakePos_inst.n14883 ), 
    .C1(\board_inst.snakePos_inst.n10 ), 
    .D0(\board_inst.snakePos_inst.n10825 ), 
    .C0(\board_inst.snakePos_inst.n11 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10825 ), 
    .CIN1(\board_inst.snakePos_inst.n14883 ), 
    .Q0(\board_inst.snakePos_inst.n11 ), .Q1(\board_inst.snakePos_inst.n10 ), 
    .F0(\board_inst.snakePos_inst.n101[13] ), 
    .F1(\board_inst.snakePos_inst.n101[14] ), 
    .COUT1(\board_inst.snakePos_inst.n10827 ), 
    .COUT0(\board_inst.snakePos_inst.n14883 ));
  board_inst_snakePos_inst_SLICE_81 \board_inst.snakePos_inst.SLICE_81 ( 
    .DI1(\board_inst.snakePos_inst.n101[4] ), 
    .DI0(\board_inst.snakePos_inst.n101[3] ), 
    .D1(\board_inst.snakePos_inst.n14868 ), 
    .C1(\board_inst.snakePos_inst.n20 ), 
    .D0(\board_inst.snakePos_inst.n10815 ), 
    .C0(\board_inst.snakePos_inst.n21 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10815 ), 
    .CIN1(\board_inst.snakePos_inst.n14868 ), 
    .Q0(\board_inst.snakePos_inst.n21 ), .Q1(\board_inst.snakePos_inst.n20 ), 
    .F0(\board_inst.snakePos_inst.n101[3] ), 
    .F1(\board_inst.snakePos_inst.n101[4] ), 
    .COUT1(\board_inst.snakePos_inst.n10817 ), 
    .COUT0(\board_inst.snakePos_inst.n14868 ));
  board_inst_snakePos_inst_SLICE_82 \board_inst.snakePos_inst.SLICE_82 ( 
    .DI1(\board_inst.snakePos_inst.n101[2] ), 
    .DI0(\board_inst.snakePos_inst.n101[1] ), 
    .D1(\board_inst.snakePos_inst.n14865 ), 
    .C1(\board_inst.snakePos_inst.n22 ), 
    .D0(\board_inst.snakePos_inst.n10813 ), 
    .C0(\board_inst.snakePos_inst.n23 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10813 ), 
    .CIN1(\board_inst.snakePos_inst.n14865 ), 
    .Q0(\board_inst.snakePos_inst.n23 ), .Q1(\board_inst.snakePos_inst.n22 ), 
    .F0(\board_inst.snakePos_inst.n101[1] ), 
    .F1(\board_inst.snakePos_inst.n101[2] ), 
    .COUT1(\board_inst.snakePos_inst.n10815 ), 
    .COUT0(\board_inst.snakePos_inst.n14865 ));
  board_inst_snakePos_inst_SLICE_83 \board_inst.snakePos_inst.SLICE_83 ( 
    .DI1(\board_inst.snakePos_inst.n101[12] ), 
    .DI0(\board_inst.snakePos_inst.n101[11] ), 
    .D1(\board_inst.snakePos_inst.n14880 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_472 ), 
    .D0(\board_inst.snakePos_inst.n10823 ), 
    .C0(\board_inst.snakePos_inst.n13 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10823 ), 
    .CIN1(\board_inst.snakePos_inst.n14880 ), 
    .Q0(\board_inst.snakePos_inst.n13 ), 
    .Q1(\board_inst.snakePos_inst.n12_adj_472 ), 
    .F0(\board_inst.snakePos_inst.n101[11] ), 
    .F1(\board_inst.snakePos_inst.n101[12] ), 
    .COUT1(\board_inst.snakePos_inst.n10825 ), 
    .COUT0(\board_inst.snakePos_inst.n14880 ));
  board_inst_snakePos_inst_SLICE_84 \board_inst.snakePos_inst.SLICE_84 ( 
    .DI1(\board_inst.snakePos_inst.n101[10] ), 
    .DI0(\board_inst.snakePos_inst.n101[9] ), 
    .D1(\board_inst.snakePos_inst.n14877 ), 
    .C1(\board_inst.snakePos_inst.n14 ), 
    .D0(\board_inst.snakePos_inst.n10821 ), 
    .C0(\board_inst.snakePos_inst.n15 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n10821 ), 
    .CIN1(\board_inst.snakePos_inst.n14877 ), 
    .Q0(\board_inst.snakePos_inst.n15 ), .Q1(\board_inst.snakePos_inst.n14 ), 
    .F0(\board_inst.snakePos_inst.n101[9] ), 
    .F1(\board_inst.snakePos_inst.n101[10] ), 
    .COUT1(\board_inst.snakePos_inst.n10823 ), 
    .COUT0(\board_inst.snakePos_inst.n14877 ));
  NES_inst_SLICE_85 \NES_inst.SLICE_85 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n14970 ), .D0(\NES_inst.n10922 ), 
    .C0(\NES_inst.NEScount[11] ), .CLK(CLK), .CIN0(\NES_inst.n10922 ), 
    .CIN1(\NES_inst.n14970 ), .Q0(\NES_inst.NEScount[11] ), 
    .F0(\NES_inst.n85[19] ), .COUT0(\NES_inst.n14970 ));
  NES_inst_SLICE_86 \NES_inst.SLICE_86 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n14967 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n10920 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n10920 ), 
    .CIN1(\NES_inst.n14967 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n10922 ), 
    .COUT0(\NES_inst.n14967 ));
  NES_inst_SLICE_87 \NES_inst.SLICE_87 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n14964 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n10918 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n10918 ), 
    .CIN1(\NES_inst.n14964 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n10920 ), 
    .COUT0(\NES_inst.n14964 ));
  NES_inst_SLICE_88 \NES_inst.SLICE_88 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n14961 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n10916 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n10916 ), 
    .CIN1(\NES_inst.n14961 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n10918 ), 
    .COUT0(\NES_inst.n14961 ));
  NES_inst_SLICE_89 \NES_inst.SLICE_89 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n14958 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n10914 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n10914 ), 
    .CIN1(\NES_inst.n14958 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n10916 ), 
    .COUT0(\NES_inst.n14958 ));
  NES_inst_SLICE_90 \NES_inst.SLICE_90 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n14955 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n10912 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n10912 ), 
    .CIN1(\NES_inst.n14955 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n10914 ), 
    .COUT0(\NES_inst.n14955 ));
  NES_inst_SLICE_91 \NES_inst.SLICE_91 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n14952 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n10910 ), 
    .C0(\NES_inst.NESclk ), .CLK(CLK), .CIN0(\NES_inst.n10910 ), 
    .CIN1(\NES_inst.n14952 ), .Q0(\NES_inst.NESclk ), 
    .Q1(\NES_inst.NEScount[0] ), .F0(\NES_inst.n85[7] ), 
    .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n10912 ), 
    .COUT0(\NES_inst.n14952 ));
  NES_inst_SLICE_92 \NES_inst.SLICE_92 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n14949 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n10908 ), .C0(\NES_inst.n15 ), .CLK(CLK), 
    .CIN0(\NES_inst.n10908 ), .CIN1(\NES_inst.n14949 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n10910 ), .COUT0(\NES_inst.n14949 ));
  NES_inst_SLICE_93 \NES_inst.SLICE_93 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n14946 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n10906 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n10906 ), .CIN1(\NES_inst.n14946 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n10908 ), .COUT0(\NES_inst.n14946 ));
  NES_inst_SLICE_94 \NES_inst.SLICE_94 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n14943 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n10904 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n10904 ), .CIN1(\NES_inst.n14943 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n10906 ), .COUT0(\NES_inst.n14943 ));
  NES_inst_SLICE_95 \NES_inst.SLICE_95 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n14862 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n14862 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n10904 ), .COUT0(\NES_inst.n14862 ));
  SLICE_99 SLICE_99( .DI1(n5285), .DI0(n5286), .D1(\button[2] ), 
    .C1(\button[3] ), .B1(\button[0] ), .A1(\apple[4] ), .D0(\button[3] ), 
    .C0(\button[2] ), .B0(\apple[2] ), .CLK(CLK), .Q0(\apple[2] ), 
    .Q1(\apple[4] ), .F0(n5286), .F1(n5285));
  SLICE_101 SLICE_101( .DI1(n5283), .DI0(n5284), .D1(\button[2] ), 
    .C1(\button[3] ), .B1(\apple[8] ), .D0(\button[3] ), .C0(\button[2] ), 
    .B0(\apple[6] ), .CLK(CLK), .Q0(\apple[6] ), .Q1(\apple[8] ), .F0(n5284), 
    .F1(n5283));
  board_inst_SLICE_103 \board_inst.SLICE_103 ( .DI0(\board_inst.n3 ), 
    .D0(\button[0] ), .C0(\board_inst.button[1]_2 ), .CE(n5480), 
    .LSR(\button[3] ), .CLK(CLK), .Q0(reset), .F0(\board_inst.n3 ));
  board_inst_SLICE_107 \board_inst.SLICE_107 ( .DI0(\board_inst.n6 ), 
    .D0(\button[0] ), .C0(\board_inst.button[1]_2 ), .CE(\board_inst.n4233 ), 
    .CLK(CLK), .Q0(\apple[0] ), .F0(\board_inst.n6 ));
  SLICE_108 SLICE_108( .DI1(n5372), .DI0(n5374), .D1(\snake_arr[38] ), 
    .C1(n12_adj_689), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_689), .A0(\snake_arr[39] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[39] ), 
    .Q1(\snake_arr[38] ), .F0(n5374), .F1(n5372));
  SLICE_110 SLICE_110( .DI1(n5368), .DI0(n5370), .D1(\snake_arr[36] ), 
    .C1(n12_adj_689), .B1(n9_adj_719), .A1(reset), .D0(reset), .C0(n9_adj_703), 
    .B0(n12_adj_689), .A0(\snake_arr[37] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[37] ), 
    .Q1(\snake_arr[36] ), .F0(n5370), .F1(n5368));
  SLICE_112 SLICE_112( .DI1(n5364), .DI0(n5366), .D1(\snake_arr[34] ), 
    .C1(n12_adj_689), .B1(n9_adj_714), .A1(reset), .D0(reset), .C0(n9_adj_709), 
    .B0(n12_adj_689), .A0(\snake_arr[35] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[35] ), 
    .Q1(\snake_arr[34] ), .F0(n5366), .F1(n5364));
  SLICE_114 SLICE_114( .DI1(n5360), .DI0(n5362), .D1(n12_adj_689), 
    .C1(\snake_arr[32] ), .B1(n9), .A1(reset), .D0(reset), .C0(n12_adj_689), 
    .B0(n9_adj_706), .A0(\snake_arr[33] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[33] ), 
    .Q1(\snake_arr[32] ), .F0(n5362), .F1(n5360));
  SLICE_116 SLICE_116( .DI1(n5356), .DI0(n5358), .D1(\snake_arr[30] ), 
    .C1(n12_adj_684), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_684), .A0(\snake_arr[31] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[31] ), 
    .Q1(\snake_arr[30] ), .F0(n5358), .F1(n5356));
  SLICE_118 SLICE_118( .DI1(n5352), .DI0(n5354), .D1(\snake_arr[28] ), 
    .C1(n12_adj_684), .B1(reset), .A1(n9_adj_719), .D0(\snake_arr[29] ), 
    .C0(n9_adj_703), .B0(n12_adj_684), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[29] ), 
    .Q1(\snake_arr[28] ), .F0(n5354), .F1(n5352));
  SLICE_120 SLICE_120( .DI1(n5348), .DI0(n5350), .D1(\snake_arr[26] ), 
    .C1(n12_adj_684), .B1(n9_adj_714), .A1(reset), .D0(reset), .C0(n9_adj_709), 
    .B0(n12_adj_684), .A0(\snake_arr[27] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[27] ), 
    .Q1(\snake_arr[26] ), .F0(n5350), .F1(n5348));
  SLICE_122 SLICE_122( .DI1(n5344), .DI0(n5346), .D1(n12_adj_684), 
    .C1(\snake_arr[24] ), .B1(n9), .A1(reset), .D0(reset), .C0(n12_adj_684), 
    .B0(n9_adj_706), .A0(\snake_arr[25] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[25] ), 
    .Q1(\snake_arr[24] ), .F0(n5346), .F1(n5344));
  SLICE_124 SLICE_124( .DI1(n5340), .DI0(n5342), .D1(\snake_arr[22] ), 
    .C1(n12_adj_682), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_682), .A0(\snake_arr[23] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[23] ), 
    .Q1(\snake_arr[22] ), .F0(n5342), .F1(n5340));
  SLICE_126 SLICE_126( .DI1(n5336), .DI0(n5338), .D1(\snake_arr[20] ), 
    .C1(n12_adj_682), .B1(n9_adj_719), .A1(reset), .D0(reset), .C0(n9_adj_703), 
    .B0(n12_adj_682), .A0(\snake_arr[21] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[21] ), 
    .Q1(\snake_arr[20] ), .F0(n5338), .F1(n5336));
  SLICE_128 SLICE_128( .DI1(n5332), .DI0(n5334), .D1(\snake_arr[18] ), 
    .C1(n12_adj_682), .B1(n9_adj_714), .A1(reset), .D0(reset), .C0(n9_adj_709), 
    .B0(n12_adj_682), .A0(\snake_arr[19] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[19] ), 
    .Q1(\snake_arr[18] ), .F0(n5334), .F1(n5332));
  SLICE_130 SLICE_130( .DI1(n5328), .DI0(n5330), .D1(\snake_arr[16] ), 
    .C1(n12_adj_682), .B1(n9), .A1(reset), .D0(reset), .C0(n9_adj_706), 
    .B0(n12_adj_682), .A0(\snake_arr[17] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[17] ), 
    .Q1(\snake_arr[16] ), .F0(n5330), .F1(n5328));
  SLICE_132 SLICE_132( .DI1(n5324), .DI0(n5326), .D1(\snake_arr[14] ), 
    .C1(n12_adj_678), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_678), .A0(\snake_arr[15] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[15] ), 
    .Q1(\snake_arr[14] ), .F0(n5326), .F1(n5324));
  SLICE_134 SLICE_134( .DI1(n5320), .DI0(n5322), .D1(\snake_arr[12] ), 
    .C1(n12_adj_678), .B1(n9_adj_719), .A1(reset), .D0(reset), .C0(n9_adj_703), 
    .B0(n12_adj_678), .A0(\snake_arr[13] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[13] ), 
    .Q1(\snake_arr[12] ), .F0(n5322), .F1(n5320));
  SLICE_136 SLICE_136( .DI1(n5316), .DI0(n5318), .D1(\snake_arr[10] ), 
    .C1(n12_adj_678), .B1(n9_adj_714), .A1(reset), .D0(reset), .C0(n9_adj_709), 
    .B0(n12_adj_678), .A0(\snake_arr[11] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[11] ), 
    .Q1(\snake_arr[10] ), .F0(n5318), .F1(n5316));
  SLICE_138 SLICE_138( .DI1(n5312), .DI0(n5314), .D1(n12_adj_678), 
    .C1(\snake_arr[8] ), .B1(n9), .A1(reset), .D0(\snake_arr[9] ), 
    .C0(n12_adj_678), .B0(reset), .A0(n9_adj_706), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[9] ), 
    .Q1(\snake_arr[8] ), .F0(n5314), .F1(n5312));
  SLICE_140 SLICE_140( .DI1(n5308), .DI0(n5310), .D1(\snake_arr[6] ), 
    .C1(n12_adj_673), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_673), .A0(\snake_arr[7] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[7] ), 
    .Q1(\snake_arr[6] ), .F0(n5310), .F1(n5308));
  SLICE_142 SLICE_142( .DI1(n5304), .DI0(n5306), .D1(\snake_arr[4] ), 
    .C1(n12_adj_673), .B1(reset), .A1(n9_adj_719), .D0(\snake_arr[5] ), 
    .C0(n9_adj_703), .B0(n12_adj_673), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[5] ), 
    .Q1(\snake_arr[4] ), .F0(n5306), .F1(n5304));
  SLICE_144 SLICE_144( .DI1(n5300), .DI0(n5302), .D1(\snake_arr[2] ), 
    .C1(n9_adj_714), .B1(n12_adj_673), .A1(reset), .D0(reset), 
    .C0(n12_adj_673), .B0(n9_adj_709), .A0(\snake_arr[3] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[3] ), 
    .Q1(\snake_arr[2] ), .F0(n5302), .F1(n5300));
  SLICE_146 SLICE_146( .DI1(n5277), .DI0(n5298), .D1(\snake_arr[0] ), 
    .C1(n12_adj_673), .B1(n9), .A1(reset), .D0(n12_adj_673), 
    .C0(\snake_arr[1] ), .B0(reset), .A0(n9_adj_706), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[1] ), 
    .Q1(\snake_arr[0] ), .F0(n5298), .F1(n5277));
  SLICE_147 SLICE_147( .DI1(n5279), .DI0(n5271), .D1(n9_adj_706), 
    .C1(\snake_arr[89] ), .B1(n12_adj_702), .A1(reset), .D0(\snake_arr[88] ), 
    .C0(n12_adj_702), .B0(reset), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[88] ), 
    .Q1(\snake_arr[89] ), .F0(n5271), .F1(n5279));
  SLICE_148 SLICE_148( .DI1(n5478), .DI0(n5273), .D1(\snake_arr[96] ), 
    .C1(n12), .B1(n9), .A1(reset), .D0(reset), .C0(n9_adj_706), .B0(n12), 
    .A0(\snake_arr[97] ), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[97] ), .Q1(\snake_arr[96] ), .F0(n5273), .F1(n5478));
  board_inst_SLICE_149 \board_inst.SLICE_149 ( .DI1(n5289), 
    .DI0(\board_inst.n5293 ), .D1(\snake_arr[98] ), .C1(n12), .B1(reset), 
    .A1(n9_adj_714), .D0(\snake_arr[99] ), .C0(n9_adj_709), .B0(n12), 
    .A0(reset), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[99] ), .Q1(\snake_arr[98] ), .F0(\board_inst.n5293 ), 
    .F1(n5289));
  SLICE_151 SLICE_151( .DI1(n5466), .DI0(n5291), .D1(n9_adj_709), .C1(reset), 
    .B1(n12_adj_702), .A1(\snake_arr[91] ), .D0(\snake_arr[90] ), 
    .C0(n9_adj_714), .B0(reset), .A0(n12_adj_702), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[90] ), 
    .Q1(\snake_arr[91] ), .F0(n5291), .F1(n5466));
  board_inst_snakePos_inst_SLICE_154 \board_inst.snakePos_inst.SLICE_154 ( 
    .DI1(\board_inst.snakePos_inst.n11769 ), 
    .DI0(\board_inst.snakePos_inst.n11766 ), .D1(\snake_arr[43] ), 
    .C1(n12_adj_690), .B1(n9_adj_709), .A1(reset), .D0(reset), .C0(n9_adj_714), 
    .B0(n12_adj_690), .A0(\snake_arr[42] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[42] ), 
    .Q1(\snake_arr[43] ), .F0(\board_inst.snakePos_inst.n11766 ), 
    .F1(\board_inst.snakePos_inst.n11769 ));
  board_inst_snakePos_inst_SLICE_156 \board_inst.snakePos_inst.SLICE_156 ( 
    .DI1(\board_inst.n5467 ), .DI0(\board_inst.snakePos_inst.n11772 ), 
    .D1(\snake_arr[45] ), .C1(n12_adj_690), .B1(reset), .A1(n9_adj_703), 
    .D0(\snake_arr[44] ), .C0(n9_adj_719), .B0(n12_adj_690), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[44] ), 
    .Q1(\snake_arr[45] ), .F0(\board_inst.snakePos_inst.n11772 ), 
    .F1(\board_inst.n5467 ));
  SLICE_158 SLICE_158( .DI1(n5473), .DI0(n5476), .D1(\snake_arr[94] ), 
    .C1(n12_adj_702), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_702), .A0(\snake_arr[95] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[95] ), 
    .Q1(\snake_arr[94] ), .F0(n5476), .F1(n5473));
  SLICE_159 SLICE_159( .DI1(n5376), .DI0(n5378), .D1(\snake_arr[40] ), 
    .C1(n12_adj_690), .B1(n9), .A1(reset), .D0(n12_adj_690), 
    .C0(\snake_arr[41] ), .B0(reset), .A0(n9_adj_706), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[41] ), 
    .Q1(\snake_arr[40] ), .F0(n5378), .F1(n5376));
  SLICE_161 SLICE_161( .DI1(n5469), .DI0(n5471), .D1(\snake_arr[92] ), 
    .C1(n12_adj_702), .B1(n9_adj_719), .A1(reset), .D0(reset), .C0(n9_adj_703), 
    .B0(n12_adj_702), .A0(\snake_arr[93] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[93] ), 
    .Q1(\snake_arr[92] ), .F0(n5471), .F1(n5469));
  SLICE_165 SLICE_165( .DI1(n5462), .DI0(n5464), .D1(\snake_arr[86] ), 
    .C1(n12_adj_704), .B1(n9_adj_707), .A1(reset), .D0(reset), .C0(n7749), 
    .B0(n12_adj_704), .A0(\snake_arr[87] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[87] ), 
    .Q1(\snake_arr[86] ), .F0(n5464), .F1(n5462));
  SLICE_167 SLICE_167( .DI1(n5458), .DI0(n5460), .D1(\snake_arr[84] ), 
    .C1(n9_adj_719), .B1(reset), .A1(n12_adj_704), .D0(n9_adj_703), 
    .C0(\snake_arr[85] ), .B0(n12_adj_704), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[85] ), 
    .Q1(\snake_arr[84] ), .F0(n5460), .F1(n5458));
  SLICE_169 SLICE_169( .DI1(n5454), .DI0(n5456), .D1(\snake_arr[82] ), 
    .C1(n9_adj_714), .B1(n12_adj_704), .A1(reset), .D0(reset), 
    .C0(n12_adj_704), .B0(\snake_arr[83] ), .A0(n9_adj_709), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[83] ), 
    .Q1(\snake_arr[82] ), .F0(n5456), .F1(n5454));
  SLICE_171 SLICE_171( .DI1(n5450), .DI0(n5452), .D1(\snake_arr[80] ), .C1(n9), 
    .B1(n12_adj_704), .A1(reset), .D0(\snake_arr[81] ), .C0(n9_adj_706), 
    .B0(reset), .A0(n12_adj_704), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[81] ), .Q1(\snake_arr[80] ), .F0(n5452), .F1(n5450));
  SLICE_173 SLICE_173( .DI1(n5446), .DI0(n5448), .D1(n12_adj_705), 
    .C1(\snake_arr[78] ), .B1(n9_adj_707), .A1(reset), .D0(reset), 
    .C0(n12_adj_705), .B0(n7749), .A0(\snake_arr[79] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[79] ), 
    .Q1(\snake_arr[78] ), .F0(n5448), .F1(n5446));
  SLICE_175 SLICE_175( .DI1(n5442), .DI0(n5444), .D1(n12_adj_705), 
    .C1(\snake_arr[76] ), .B1(reset), .A1(n9_adj_719), .D0(\snake_arr[77] ), 
    .C0(n12_adj_705), .B0(n9_adj_703), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[77] ), 
    .Q1(\snake_arr[76] ), .F0(n5444), .F1(n5442));
  SLICE_177 SLICE_177( .DI1(n5438), .DI0(n5440), .D1(n12_adj_705), 
    .C1(\snake_arr[74] ), .B1(reset), .A1(n9_adj_714), .D0(\snake_arr[75] ), 
    .C0(n12_adj_705), .B0(reset), .A0(n9_adj_709), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[75] ), 
    .Q1(\snake_arr[74] ), .F0(n5440), .F1(n5438));
  SLICE_179 SLICE_179( .DI1(n5434), .DI0(n5436), .D1(n12_adj_705), 
    .C1(\snake_arr[72] ), .B1(n9), .A1(reset), .D0(\snake_arr[73] ), 
    .C0(n12_adj_705), .B0(n9_adj_706), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[73] ), 
    .Q1(\snake_arr[72] ), .F0(n5436), .F1(n5434));
  SLICE_181 SLICE_181( .DI1(\board_inst.n5430 ), .DI0(n5432), .D1(n12_adj_708), 
    .C1(\snake_arr[70] ), .B1(n9_adj_707), .A1(reset), .D0(reset), 
    .C0(n12_adj_708), .B0(n7749), .A0(\snake_arr[71] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[71] ), 
    .Q1(\snake_arr[70] ), .F0(n5432), .F1(\board_inst.n5430 ));
  SLICE_183 SLICE_183( .DI1(n5426), .DI0(n5428), .D1(n12_adj_708), 
    .C1(\snake_arr[68] ), .B1(n9_adj_719), .A1(reset), .D0(\snake_arr[69] ), 
    .C0(n12_adj_708), .B0(reset), .A0(n9_adj_703), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[69] ), 
    .Q1(\snake_arr[68] ), .F0(n5428), .F1(n5426));
  SLICE_185 SLICE_185( .DI1(n5422), .DI0(n5424), .D1(\snake_arr[66] ), 
    .C1(n12_adj_708), .B1(n9_adj_714), .A1(reset), .D0(n12_adj_708), 
    .C0(\snake_arr[67] ), .B0(reset), .A0(n9_adj_709), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[67] ), 
    .Q1(\snake_arr[66] ), .F0(n5424), .F1(n5422));
  SLICE_187 SLICE_187( .DI1(n5418), .DI0(n5420), .D1(n12_adj_708), 
    .C1(\snake_arr[64] ), .B1(n9), .A1(reset), .D0(reset), .C0(n12_adj_708), 
    .B0(n9_adj_706), .A0(\snake_arr[65] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[65] ), 
    .Q1(\snake_arr[64] ), .F0(n5420), .F1(n5418));
  SLICE_189 SLICE_189( .DI1(n5414), .DI0(n5416), .D1(n12_adj_697), 
    .C1(\snake_arr[62] ), .B1(n9_adj_707), .A1(reset), .D0(reset), 
    .C0(n12_adj_697), .B0(n7749), .A0(\snake_arr[63] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[63] ), 
    .Q1(\snake_arr[62] ), .F0(n5416), .F1(n5414));
  SLICE_191 SLICE_191( .DI1(n5410), .DI0(n5412), .D1(n12_adj_697), 
    .C1(\snake_arr[60] ), .B1(n9_adj_719), .A1(reset), .D0(reset), 
    .C0(n12_adj_697), .B0(n9_adj_703), .A0(\snake_arr[61] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[61] ), 
    .Q1(\snake_arr[60] ), .F0(n5412), .F1(n5410));
  SLICE_193 SLICE_193( .DI1(n5406), .DI0(n5408), .D1(n12_adj_697), 
    .C1(\snake_arr[58] ), .B1(n9_adj_714), .A1(reset), .D0(reset), 
    .C0(n12_adj_697), .B0(n9_adj_709), .A0(\snake_arr[59] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[59] ), 
    .Q1(\snake_arr[58] ), .F0(n5408), .F1(n5406));
  SLICE_195 SLICE_195( .DI1(n5402), .DI0(n5404), .D1(n12_adj_697), 
    .C1(\snake_arr[56] ), .B1(n9), .A1(reset), .D0(\snake_arr[57] ), 
    .C0(n12_adj_697), .B0(reset), .A0(n9_adj_706), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[57] ), 
    .Q1(\snake_arr[56] ), .F0(n5404), .F1(n5402));
  SLICE_197 SLICE_197( .DI1(n5398), .DI0(n5400), .D1(n12_adj_694), 
    .C1(\snake_arr[54] ), .B1(n9_adj_707), .A1(reset), .D0(reset), 
    .C0(n12_adj_694), .B0(n7749), .A0(\snake_arr[55] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[55] ), 
    .Q1(\snake_arr[54] ), .F0(n5400), .F1(n5398));
  SLICE_199 SLICE_199( .DI1(n5394), .DI0(n5396), .D1(n12_adj_694), 
    .C1(\snake_arr[52] ), .B1(n9_adj_719), .A1(reset), .D0(reset), 
    .C0(n12_adj_694), .B0(n9_adj_703), .A0(\snake_arr[53] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[53] ), 
    .Q1(\snake_arr[52] ), .F0(n5396), .F1(n5394));
  SLICE_201 SLICE_201( .DI1(n5390), .DI0(n5392), .D1(n12_adj_694), 
    .C1(\snake_arr[50] ), .B1(n9_adj_714), .A1(reset), .D0(reset), 
    .C0(n12_adj_694), .B0(n9_adj_709), .A0(\snake_arr[51] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[51] ), 
    .Q1(\snake_arr[50] ), .F0(n5392), .F1(n5390));
  SLICE_203 SLICE_203( .DI1(n5386), .DI0(n5388), .D1(n12_adj_694), 
    .C1(\snake_arr[48] ), .B1(reset), .A1(n9), .D0(\snake_arr[49] ), 
    .C0(n12_adj_694), .B0(n9_adj_706), .A0(reset), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[49] ), 
    .Q1(\snake_arr[48] ), .F0(n5388), .F1(n5386));
  SLICE_205 SLICE_205( .DI1(n5382), .DI0(n5384), .D1(reset), .C1(n12_adj_690), 
    .B1(n9_adj_707), .A1(\snake_arr[46] ), .D0(\snake_arr[47] ), .C0(n7749), 
    .B0(n12_adj_690), .A0(reset), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[47] ), .Q1(\snake_arr[46] ), .F0(n5384), .F1(n5382));
  NES_inst_SLICE_209 \NES_inst.SLICE_209 ( 
    .DI1(\NES_inst.output[1].sig_001.FeedThruLUT ), 
    .DI0(\NES_inst.output[0].sig_000.FeedThruLUT ), .C1(\NES_inst.output[1] ), 
    .D0(\NES_inst.output[0] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[1] ), 
    .Q1(\NES_inst.output[2] ), .F0(\NES_inst.output[0].sig_000.FeedThruLUT ), 
    .F1(\NES_inst.output[1].sig_001.FeedThruLUT ));
  NES_inst_SLICE_211 \NES_inst.SLICE_211 ( 
    .DI1(\NES_inst.output[3].sig_003.FeedThruLUT ), 
    .DI0(\NES_inst.output[2].sig_002.FeedThruLUT ), .D1(\NES_inst.output[3] ), 
    .C0(\NES_inst.output[2] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[3] ), 
    .Q1(\NES_inst.output[4] ), .F0(\NES_inst.output[2].sig_002.FeedThruLUT ), 
    .F1(\NES_inst.output[3].sig_003.FeedThruLUT ));
  NES_inst_SLICE_213 \NES_inst.SLICE_213 ( 
    .DI1(\NES_inst.output[5].sig_005.FeedThruLUT ), 
    .DI0(\NES_inst.output[4].sig_004.FeedThruLUT ), .D1(\NES_inst.output[5] ), 
    .D0(\NES_inst.output[4] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[5] ), 
    .Q1(\NES_inst.output[6] ), .F0(\NES_inst.output[4].sig_004.FeedThruLUT ), 
    .F1(\NES_inst.output[5].sig_005.FeedThruLUT ));
  NES_inst_SLICE_215 \NES_inst.SLICE_215 ( 
    .DI0(\NES_inst.output[6].sig_006.FeedThruLUT ), .D0(\NES_inst.output[6] ), 
    .CE(\NES_inst.output_7__N_34 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output[7] ), .F0(\NES_inst.output[6].sig_006.FeedThruLUT ));
  display_inst_pattern_gen_initial_SLICE_216 
    \display_inst.pattern_gen_initial.SLICE_216 ( 
    .D1(\display_inst.pattern_gen_initial.n2869[6] ), 
    .C1(\display_inst.pattern_gen_initial.n12625 ), 
    .A1(\display_inst.pattern_gen_initial.n11677 ), 
    .D0(\display_inst.pattern_gen_initial.n3932 ), 
    .C0(\display_inst.pattern_gen_initial.n11663 ), 
    .B0(\display_inst.pattern_gen_initial.n369 ), 
    .A0(\display_inst.pattern_gen_initial.n373 ), 
    .F0(\display_inst.pattern_gen_initial.n12625 ), 
    .F1(\display_inst.pattern_gen_initial.n453_adj_518 ));
  display_inst_pattern_gen_initial_SLICE_217 
    \display_inst.pattern_gen_initial.SLICE_217 ( 
    .D1(\display_inst.pattern_gen_initial.n3917 ), 
    .C1(\display_inst.pattern_gen_initial.n3932 ), 
    .B1(\display_inst.pattern_gen_initial.n371_adj_538 ), 
    .A1(\display_inst.pattern_gen_initial.n369 ), 
    .D0(\display_inst.pattern_gen_initial.n11663 ), 
    .C0(\display_inst.pattern_gen_initial.n371_adj_538 ), 
    .B0(\display_inst.pattern_gen_initial.n373 ), 
    .A0(\display_inst.pattern_gen_initial.n370_adj_507 ), 
    .F0(\display_inst.pattern_gen_initial.n3932 ), 
    .F1(\display_inst.pattern_gen_initial.n413_adj_536 ));
  display_inst_pattern_gen_initial_SLICE_218 
    \display_inst.pattern_gen_initial.SLICE_218 ( 
    .D1(\display_inst.pattern_gen_initial.n380 ), 
    .C1(\display_inst.pattern_gen_initial.n12647 ), 
    .B1(\display_inst.pattern_gen_initial.n118 ), 
    .A1(\display_inst.pattern_gen_initial.n119_c ), 
    .D0(\display_inst.pattern_gen_initial.n335 ), 
    .C0(\display_inst.pattern_gen_initial.n117 ), 
    .B0(\display_inst.pattern_gen_initial.n380 ), 
    .A0(\display_inst.pattern_gen_initial.n118 ), 
    .F0(\display_inst.pattern_gen_initial.n12647 ), 
    .F1(\display_inst.pattern_gen_initial.n14 ));
  SLICE_220 SLICE_220( .D1(\digital[4] ), .C1(\digital[3] ), 
    .D0(\NES_inst.n11618 ), .C0(\NES_inst.output[3] ), .B0(\digital[3] ), 
    .F0(\digital[3] ), .F1(n12251));
  NES_inst_SLICE_221 \NES_inst.SLICE_221 ( .DI1(\board_inst.n11602 ), 
    .D1(\digital[5] ), .C1(\digital[4] ), .B1(\digital[2] ), .A1(\digital[3] ), 
    .D0(\NES_inst.n11618 ), .C0(\NES_inst.output[4] ), .A0(\digital[4] ), 
    .LSR(\board_inst.n4220 ), .CLK(CLK), .Q1(\board_inst.button[1]_2 ), 
    .F0(\digital[4] ), .F1(\board_inst.n11602 ));
  SLICE_222 SLICE_222( .D1(\digital[5] ), .C1(\digital[6] ), 
    .D0(\NES_inst.n11618 ), .C0(\NES_inst.output[6] ), .B0(\digital[6] ), 
    .F0(\digital[6] ), .F1(n7));
  display_inst_vga_init_SLICE_224 \display_inst.vga_init.SLICE_224 ( 
    .D1(\snake_arr[50] ), .C1(\display_inst.n4655 ), .B1(\snake_arr[30] ), 
    .A1(\display_inst.pattern_gen_initial.n4677 ), 
    .D0(\display_inst.vga_init.n117 ), .C0(\display_inst.vga_init.n12733 ), 
    .B0(\display_inst.n4741 ), .A0(\row_cnt[7] ), .F0(\display_inst.n4655 ), 
    .F1(\display_inst.pattern_gen_initial.n15 ));
  display_inst_vga_init_SLICE_225 \display_inst.vga_init.SLICE_225 ( 
    .D1(\display_inst.n4735 ), .C1(\display_inst.n7733 ), .B1(\row_cnt[7] ), 
    .A1(\row_cnt[6] ), .D0(\row_cnt[0] ), .C0(\row_cnt[3] ), .B0(\row_cnt[2] ), 
    .A0(\row_cnt[1] ), .F0(\display_inst.n7733 ), 
    .F1(\display_inst.vga_init.n12733 ));
  display_inst_vga_init_SLICE_226 \display_inst.vga_init.SLICE_226 ( 
    .D1(\display_inst.n4746 ), .C1(\display_inst.n6 ), .B1(\row_cnt[7] ), 
    .A1(\snake_arr[90] ), .D0(\display_inst.n12262 ), 
    .C0(\display_inst.n7835 ), .B0(\row_cnt[6] ), .A0(\row_cnt[7] ), 
    .F0(\display_inst.n6 ), .F1(\display_inst.pattern_gen_initial.n4725 ));
  display_inst_vga_init_SLICE_228 \display_inst.vga_init.SLICE_228 ( 
    .D1(\display_inst.pattern_gen_initial.n7843 ), .C1(\display_inst.n119 ), 
    .B1(\row_cnt[9] ), .A1(\display_inst.n12275 ), .D0(\row_cnt[8] ), 
    .C0(\row_cnt[9] ), .B0(\row_cnt[7] ), .F0(\display_inst.n119 ), 
    .F1(\display_inst.pattern_gen_initial.n18_adj_514 ));
  display_inst_vga_init_SLICE_230 \display_inst.vga_init.SLICE_230 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_446 ), .D1(\column_cnt[9] ), 
    .C1(\display_inst.n16 ), .B1(\column_cnt[8] ), .D0(\column_cnt[7] ), 
    .C0(\column_cnt[6] ), .B0(\column_cnt[5] ), .A0(\column_cnt[4] ), 
    .LSR(\display_inst.vga_init.HSYNC_N_447 ), .CLK(\display_inst.clk ), 
    .Q1(HSYNC_c), .F0(\display_inst.n16 ), 
    .F1(\display_inst.vga_init.HSYNC_N_446 ));
  display_inst_pattern_gen_initial_SLICE_231 
    \display_inst.pattern_gen_initial.SLICE_231 ( 
    .D1(\display_inst.pattern_gen_initial.n265 ), 
    .C1(\display_inst.pattern_gen_initial.n244 ), .B1(\snake_arr[12] ), 
    .A1(\snake_arr[11] ), .D0(\display_inst.pattern_gen_initial.n4786 ), 
    .C0(\display_inst.pattern_gen_initial.n7871 ), .B0(\display_inst.n16 ), 
    .A0(\column_cnt[7] ), .F0(\display_inst.pattern_gen_initial.n244 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_602 ));
  display_inst_pattern_gen_initial_SLICE_232 
    \display_inst.pattern_gen_initial.SLICE_232 ( 
    .D0(\display_inst.pattern_gen_initial.n2895[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451 ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n487 ));
  display_inst_pattern_gen_initial_SLICE_233 
    \display_inst.pattern_gen_initial.SLICE_233 ( 
    .D1(\display_inst.pattern_gen_initial.n452 ), 
    .C1(\display_inst.pattern_gen_initial.n7511 ), 
    .B1(\display_inst.pattern_gen_initial.n451 ), 
    .A1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n120 ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n454 ), 
    .A0(\display_inst.pattern_gen_initial.n453 ), 
    .F0(\display_inst.pattern_gen_initial.n7511 ), 
    .F1(\display_inst.pattern_gen_initial.n461 ));
  display_inst_pattern_gen_initial_SLICE_234 
    \display_inst.pattern_gen_initial.SLICE_234 ( 
    .D1(\display_inst.pattern_gen_initial.n11750 ), 
    .C1(\display_inst.pattern_gen_initial.n412 ), 
    .A1(\display_inst.pattern_gen_initial.n2907[8] ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_552 ), 
    .C0(\display_inst.pattern_gen_initial.n370 ), 
    .B0(\display_inst.pattern_gen_initial.n3651 ), 
    .A0(\display_inst.pattern_gen_initial.n371 ), 
    .F0(\display_inst.pattern_gen_initial.n412 ), 
    .F1(\display_inst.pattern_gen_initial.n451 ));
  display_inst_pattern_gen_initial_SLICE_235 
    \display_inst.pattern_gen_initial.SLICE_235 ( 
    .D1(\display_inst.pattern_gen_initial.n2907[4] ), 
    .C1(\display_inst.pattern_gen_initial.n11750 ), 
    .A1(\display_inst.pattern_gen_initial.n119_c ), 
    .D0(\display_inst.pattern_gen_initial.n411 ), 
    .C0(\display_inst.pattern_gen_initial.n14 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .A0(\display_inst.pattern_gen_initial.n412 ), 
    .F0(\display_inst.pattern_gen_initial.n11750 ), 
    .F1(\display_inst.pattern_gen_initial.n455 ));
  display_inst_pattern_gen_initial_SLICE_236 
    \display_inst.pattern_gen_initial.SLICE_236 ( 
    .D1(\display_inst.pattern_gen_initial.n451_adj_521 ), 
    .C1(\display_inst.pattern_gen_initial.n7777 ), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_519 ), 
    .A1(\display_inst.pattern_gen_initial.n450_adj_520 ), 
    .D0(\display_inst.pattern_gen_initial.n454_adj_515 ), 
    .C0(\display_inst.pattern_gen_initial.n455_adj_516 ), 
    .B0(\display_inst.pattern_gen_initial.n231 ), 
    .A0(\display_inst.pattern_gen_initial.n453_adj_518 ), 
    .F0(\display_inst.pattern_gen_initial.n7777 ), 
    .F1(\display_inst.pattern_gen_initial.n461_adj_522 ));
  display_inst_pattern_gen_initial_SLICE_237 
    \display_inst.pattern_gen_initial.SLICE_237 ( 
    .D0(\display_inst.pattern_gen_initial.n2881[8] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_521 ), 
    .F0(\display_inst.pattern_gen_initial.n14276 ));
  display_inst_pattern_gen_initial_SLICE_238 
    \display_inst.pattern_gen_initial.SLICE_238 ( 
    .D1(\display_inst.pattern_gen_initial.n2881[4] ), 
    .C1(\display_inst.pattern_gen_initial.n7649 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .A1(\display_inst.pattern_gen_initial.n455_adj_516 ), 
    .D0(\display_inst.pattern_gen_initial.n2881[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .B0(\display_inst.pattern_gen_initial.n232 ), 
    .A0(\display_inst.pattern_gen_initial.n231 ), 
    .F0(\display_inst.pattern_gen_initial.n7649 ), 
    .F1(\display_inst.pattern_gen_initial.n7651 ));
  display_inst_pattern_gen_initial_SLICE_240 
    \display_inst.pattern_gen_initial.SLICE_240 ( 
    .D1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .C1(\display_inst.pattern_gen_initial.n7653 ), 
    .B1(\display_inst.pattern_gen_initial.n453_adj_518 ), 
    .A1(\display_inst.pattern_gen_initial.n2881[6] ), 
    .D0(\display_inst.pattern_gen_initial.n2881[5] ), 
    .C0(\display_inst.pattern_gen_initial.n7651 ), 
    .B0(\display_inst.pattern_gen_initial.n454_adj_515 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .F0(\display_inst.pattern_gen_initial.n7653 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_523 ));
  display_inst_pattern_gen_initial_SLICE_242 
    \display_inst.pattern_gen_initial.SLICE_242 ( 
    .D1(\display_inst.pattern_gen_initial.n7873 ), 
    .C1(\display_inst.pattern_gen_initial.n13129 ), 
    .B1(\display_inst.pattern_gen_initial.n7394 ), 
    .A1(\display_inst.pattern_gen_initial.n7374 ), 
    .D0(\display_inst.pattern_gen_initial.n7374 ), 
    .C0(\display_inst.pattern_gen_initial.n13130 ), 
    .B0(\display_inst.pattern_gen_initial.n9 ), 
    .F0(\display_inst.pattern_gen_initial.n13129 ), 
    .F1(\display_inst.pattern_gen_initial.n13133 ));
  display_inst_pattern_gen_initial_SLICE_244 
    \display_inst.pattern_gen_initial.SLICE_244 ( 
    .D1(\display_inst.pattern_gen_initial.n51 ), 
    .C1(\display_inst.pattern_gen_initial.n7901 ), 
    .B1(\display_inst.pattern_gen_initial.n18_adj_514 ), 
    .A1(\display_inst.pattern_gen_initial.n7681 ), 
    .D0(\display_inst.pattern_gen_initial.n18_adj_514 ), 
    .C0(\display_inst.pattern_gen_initial.n13133 ), 
    .B0(\display_inst.pattern_gen_initial.n9 ), 
    .A0(\display_inst.pattern_gen_initial.n7873 ), 
    .F0(\display_inst.pattern_gen_initial.n7901 ), 
    .F1(\display_inst.pattern_gen_initial.n10 ));
  display_inst_pattern_gen_initial_SLICE_246 
    \display_inst.pattern_gen_initial.SLICE_246 ( 
    .D1(\display_inst.n16_adj_634 ), 
    .C1(\display_inst.pattern_gen_initial.n7873 ), .B1(\column_cnt[9] ), 
    .A1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n4768 ), 
    .C0(\display_inst.pattern_gen_initial.n12261 ), 
    .B0(\display_inst.pattern_gen_initial.n4778 ), .A0(\column_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n7873 ), 
    .F1(\display_inst.pattern_gen_initial.n412_adj_557 ));
  display_inst_pattern_gen_initial_SLICE_248 
    \display_inst.pattern_gen_initial.SLICE_248 ( .D1(\display_inst.n114 ), 
    .C1(\display_inst.pattern_gen_initial.n12703 ), .B1(\row_cnt[9] ), 
    .A1(\row_cnt[8] ), .D0(\row_cnt[8] ), .C0(\display_inst.n7311 ), 
    .B0(\display_inst.n4814 ), 
    .A0(\display_inst.pattern_gen_initial.n10_adj_551 ), 
    .F0(\display_inst.pattern_gen_initial.n12703 ), 
    .F1(\display_inst.pattern_gen_initial.n4677 ));
  display_inst_pattern_gen_initial_SLICE_250 
    \display_inst.pattern_gen_initial.SLICE_250 ( 
    .D1(\display_inst.pattern_gen_initial.n117 ), 
    .C1(\display_inst.pattern_gen_initial.n335 ), 
    .B1(\display_inst.pattern_gen_initial.n118 ), 
    .D0(\display_inst.pattern_gen_initial.n171 ), 
    .C0(\display_inst.pattern_gen_initial.n116 ), 
    .B0(\display_inst.pattern_gen_initial.n115 ), 
    .A0(\display_inst.pattern_gen_initial.n117 ), 
    .F0(\display_inst.pattern_gen_initial.n335 ), 
    .F1(\display_inst.pattern_gen_initial.n3651 ));
  display_inst_pattern_gen_initial_SLICE_252 
    \display_inst.pattern_gen_initial.SLICE_252 ( 
    .C1(\display_inst.pattern_gen_initial.n371_adj_538 ), 
    .B1(\display_inst.pattern_gen_initial.n373 ), 
    .A1(\display_inst.pattern_gen_initial.n11663 ), 
    .D0(\display_inst.pattern_gen_initial.n228 ), 
    .C0(\display_inst.pattern_gen_initial.n278 ), 
    .B0(\display_inst.pattern_gen_initial.n226 ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n371_adj_538 ), 
    .F1(\display_inst.pattern_gen_initial.n16_c ));
  display_inst_pattern_gen_initial_SLICE_253 
    \display_inst.pattern_gen_initial.SLICE_253 ( 
    .D1(\display_inst.pattern_gen_initial.n12625 ), 
    .C1(\display_inst.pattern_gen_initial.n4539 ), 
    .B1(\display_inst.pattern_gen_initial.n230 ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n16_c ), 
    .B0(\display_inst.pattern_gen_initial.n370_adj_507 ), 
    .A0(\display_inst.pattern_gen_initial.n373 ), 
    .F0(\display_inst.pattern_gen_initial.n4539 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_622 ));
  display_inst_pattern_gen_initial_SLICE_254 
    \display_inst.pattern_gen_initial.SLICE_254 ( 
    .D1(\display_inst.pattern_gen_initial.n2881[7] ), 
    .C1(\display_inst.pattern_gen_initial.n452_adj_519 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .D0(\display_inst.pattern_gen_initial.n2869[7] ), 
    .C0(\display_inst.pattern_gen_initial.n413_adj_536 ), 
    .B0(\display_inst.pattern_gen_initial.n11677 ), 
    .F0(\display_inst.pattern_gen_initial.n452_adj_519 ), 
    .F1(\display_inst.pattern_gen_initial.n14277 ));
  display_inst_pattern_gen_initial_SLICE_255 
    \display_inst.pattern_gen_initial.SLICE_255 ( 
    .D1(\display_inst.pattern_gen_initial.n2869[4] ), 
    .C1(\display_inst.pattern_gen_initial.n11677 ), 
    .B1(\display_inst.pattern_gen_initial.n230 ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_537 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_622 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_536 ), 
    .A0(\display_inst.pattern_gen_initial.n411_adj_517 ), 
    .F0(\display_inst.pattern_gen_initial.n11677 ), 
    .F1(\display_inst.pattern_gen_initial.n455_adj_516 ));
  board_inst_SLICE_256 \board_inst.SLICE_256 ( 
    .DI1(\board_inst.button_3__N_49[0] ), .D1(\digital[2] ), .C1(\digital[1] ), 
    .B1(n7), .A1(n12251), .D0(\digital[0] ), .B0(\digital[1] ), .LSR(n5157), 
    .CLK(CLK), .Q1(\button[0] ), .F0(\board_inst.n4220 ), 
    .F1(\board_inst.button_3__N_49[0] ));
  NES_inst_SLICE_257 \NES_inst.SLICE_257 ( .D1(\NES_inst.output[1] ), 
    .C1(\NES_inst.n11618 ), .A1(\digital[1] ), .D0(\NES_inst.n4808 ), 
    .C0(\NES_inst.n4783 ), .B0(\NES_inst.NEScount[4] ), 
    .A0(\NES_inst.NEScount[3] ), .F0(\NES_inst.n11618 ), .F1(\digital[1] ));
  board_inst_SLICE_258 \board_inst.SLICE_258 ( .D1(\digital[1] ), 
    .C1(\digital[2] ), .A1(\digital[0] ), .D0(\NES_inst.n11618 ), 
    .C0(\NES_inst.output[2] ), .A0(\digital[2] ), .F0(\digital[2] ), 
    .F1(n4597));
  NES_inst_SLICE_260 \NES_inst.SLICE_260 ( .C1(\digital[0] ), 
    .D0(\NES_inst.n11618 ), .C0(\NES_inst.output[0] ), .B0(\digital[0] ), 
    .F0(\digital[0] ), .F1(n5157));
  SLICE_262 SLICE_262( .D1(n45_adj_699), .C1(n6), .B1(\row_cnt[3] ), 
    .D0(\row_cnt[1] ), .C0(n46_adj_715), .A0(\row_cnt[2] ), .F0(n6), .F1(n8));
  SLICE_264 SLICE_264( .D1(n43_adj_723), .C1(n10_adj_662), .B1(\row_cnt[5] ), 
    .D0(n44_adj_693), .C0(n8), .A0(\row_cnt[4] ), .F0(n10_adj_662), 
    .F1(n12_adj_661));
  SLICE_266 SLICE_266( .D1(n41_adj_695), .C1(n14), .A1(\row_cnt[7] ), 
    .D0(n42_adj_710), .C0(n12_adj_661), .A0(\row_cnt[6] ), .F0(n14), .F1(n16));
  SLICE_268 SLICE_268( .D1(n45_adj_712), .C1(n6_adj_717), .B1(\column_cnt[3] ), 
    .D0(\column_cnt[1] ), .C0(n46_adj_698), .B0(\column_cnt[2] ), 
    .A0(\column_cnt[0] ), .F0(n6_adj_717), .F1(n8_adj_691));
  SLICE_270 SLICE_270( .D1(n39_adj_718), .C1(n18), .A1(\row_cnt[9] ), 
    .D0(n40_adj_696), .C0(n16), .A0(\row_cnt[8] ), .F0(n18), .F1(n1506));
  SLICE_272 SLICE_272( .D1(n45_adj_680), .C1(n6_adj_688), .A1(\column_cnt[3] ), 
    .D0(n46_adj_686), .C0(\column_cnt[1] ), .B0(\column_cnt[2] ), 
    .A0(\column_cnt[0] ), .F0(n6_adj_688), .F1(n8_adj_692));
  SLICE_274 SLICE_274( .D1(\column_cnt[5] ), .C1(n10), .B1(n43_adj_713), 
    .D0(\column_cnt[4] ), .C0(n8_adj_691), .B0(n44), .F0(n10), 
    .F1(n12_adj_669));
  SLICE_276 SLICE_276( .D1(\column_cnt[7] ), .C1(n14_adj_683), 
    .B1(n41_adj_701), .D0(\column_cnt[6] ), .C0(n12_adj_669), .A0(n42_adj_720), 
    .F0(n14_adj_683), .F1(n16_adj_687));
  SLICE_278 SLICE_278( .D1(n45_2), .C1(n6_adj_675), .B1(\row_cnt[3] ), 
    .D0(\row_cnt[2] ), .C0(n46), .B0(\row_cnt[1] ), .A0(\row_cnt[0] ), 
    .F0(n6_adj_675), .F1(n8_adj_674));
  SLICE_280 SLICE_280( .D1(n43), .C1(n10_adj_672), .B1(\row_cnt[5] ), 
    .D0(n44_adj_722), .C0(n8_adj_674), .B0(\row_cnt[4] ), .F0(n10_adj_672), 
    .F1(n12_adj_671));
  SLICE_282 SLICE_282( .D1(n41_adj_716), .C1(n14_adj_670), .B1(\row_cnt[7] ), 
    .D0(n42_adj_700), .C0(n12_adj_671), .A0(\row_cnt[6] ), .F0(n14_adj_670), 
    .F1(n16_adj_668));
  SLICE_284 SLICE_284( .D1(\column_cnt[9] ), .C1(n18_adj_679), 
    .A1(n39_adj_721), .D0(\column_cnt[8] ), .C0(n16_adj_687), .A0(n40_adj_676), 
    .F0(n18_adj_679), .F1(n1503));
  SLICE_286 SLICE_286( .D0(n40_adj_711), .C0(n16_adj_668), .B0(\row_cnt[8] ), 
    .F0(n18_adj_663));
  display_inst_pattern_gen_initial_SLICE_287 
    \display_inst.pattern_gen_initial.SLICE_287 ( 
    .D0(\display_inst.pattern_gen_initial.n47_c[7] ), .C0(n1503), 
    .B0(n18_adj_663), .A0(\row_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n6_c ));
  SLICE_288 SLICE_288( .D1(n43_adj_681), .C1(n10_adj_665), 
    .B1(\column_cnt[5] ), .D0(n44_adj_685), .C0(n8_adj_692), 
    .B0(\column_cnt[4] ), .F0(n10_adj_665), .F1(n12_adj_666));
  SLICE_290 SLICE_290( .D1(n41), .C1(n14_adj_667), .B1(\column_cnt[7] ), 
    .D0(n42), .C0(n12_adj_666), .B0(\column_cnt[6] ), .F0(n14_adj_667), 
    .F1(n16_adj_664));
  SLICE_292 SLICE_292( .D1(n39), .C1(n18_adj_677), .A1(\column_cnt[9] ), 
    .D0(n40), .C0(n16_adj_664), .A0(\column_cnt[8] ), .F0(n18_adj_677), 
    .F1(n1500));
  SLICE_294 SLICE_294( .D1(\display_inst.n12272 ), .C1(n4), 
    .B1(\column_cnt[7] ), .A1(\column_cnt[8] ), .D0(\column_cnt[1] ), 
    .C0(\column_cnt[0] ), .F0(n4), .F1(\display_inst.vga_init.n4985 ));
  display_inst_vga_init_SLICE_296 \display_inst.vga_init.SLICE_296 ( 
    .D1(\row_cnt[8] ), .C1(\display_inst.n4735 ), .B1(\row_cnt[6] ), 
    .A1(\row_cnt[7] ), .D0(\row_cnt[5] ), .C0(\row_cnt[4] ), 
    .F0(\display_inst.n4735 ), .F1(\display_inst.vga_init.n4811 ));
  display_inst_pattern_gen_initial_SLICE_297 
    \display_inst.pattern_gen_initial.SLICE_297 ( .D0(\display_inst.n7311 ), 
    .C0(\display_inst.n8_adj_633 ), .B0(\display_inst.n7755 ), 
    .A0(\display_inst.n4735 ), .F0(\display_inst.pattern_gen_initial.n7843 ));
  display_inst_vga_init_SLICE_299 \display_inst.vga_init.SLICE_299 ( 
    .D1(\display_inst.vga_init.n4985 ), 
    .C1(\display_inst.vga_init.n6_adj_630 ), .B1(\row_cnt[9] ), 
    .A1(\display_inst.n7311 ), .D0(\row_cnt[3] ), 
    .C0(\display_inst.vga_init.n4811 ), .B0(\row_cnt[2] ), 
    .F0(\display_inst.vga_init.n6_adj_630 ), 
    .F1(\display_inst.vga_init.n5261 ));
  display_inst_vga_init_SLICE_300 \display_inst.vga_init.SLICE_300 ( 
    .D1(\row_cnt[9] ), .B1(\row_cnt[8] ), .D0(\display_inst.n7723 ), 
    .C0(\display_inst.vga_init.n4811 ), .B0(\row_cnt[3] ), .A0(\row_cnt[9] ), 
    .F0(\display_inst.vga_init.VSYNC_N_450 ), .F1(\display_inst.n4741 ));
  display_inst_pattern_gen_initial_SLICE_301 
    \display_inst.pattern_gen_initial.SLICE_301 ( .D1(\row_cnt[5] ), 
    .C1(\display_inst.n7723 ), .B1(\row_cnt[4] ), .A1(\row_cnt[3] ), 
    .D0(\row_cnt[0] ), .C0(\row_cnt[2] ), .B0(\row_cnt[1] ), 
    .F0(\display_inst.n7723 ), .F1(\display_inst.vga_init.n50 ));
  display_inst_vga_init_SLICE_302 \display_inst.vga_init.SLICE_302 ( 
    .D1(\snake_arr[80] ), .C1(\display_inst.n4699 ), .B1(\snake_arr[70] ), 
    .A1(\display_inst.pattern_gen_initial.n4713 ), .D0(\display_inst.n12262 ), 
    .C0(\display_inst.vga_init.n50 ), .B0(\row_cnt[6] ), .A0(\row_cnt[7] ), 
    .F0(\display_inst.n4699 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_594 ));
  display_inst_pattern_gen_initial_SLICE_303 
    \display_inst.pattern_gen_initial.SLICE_303 ( 
    .D0(\display_inst.pattern_gen_initial.n16_adj_615 ), 
    .C0(\display_inst.pattern_gen_initial.n11651 ), .B0(\display_inst.n4699 ), 
    .A0(\display_inst.pattern_gen_initial.n4839 ), 
    .F0(\display_inst.pattern_gen_initial.n18_adj_620 ));
  display_inst_vga_init_SLICE_304 \display_inst.vga_init.SLICE_304 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.n8 ), .B1(\row_cnt[6] ), 
    .A1(\display_inst.n4735 ), .D0(\row_cnt[3] ), .C0(\row_cnt[2] ), 
    .F0(\display_inst.n8 ), .F1(\display_inst.vga_init.n11608 ));
  display_inst_vga_init_SLICE_306 \display_inst.vga_init.SLICE_306 ( 
    .D1(\display_inst.n4615 ), .C1(\display_inst.n4666 ), .B1(\snake_arr[40] ), 
    .A1(\snake_arr[0] ), .D0(\display_inst.n114 ), 
    .C0(\display_inst.vga_init.n11608 ), .B0(\display_inst.n4741 ), 
    .A0(\display_inst.n4_c ), .F0(\display_inst.n4666 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_592 ));
  display_inst_pattern_gen_initial_SLICE_307 
    \display_inst.pattern_gen_initial.SLICE_307 ( .D1(\row_cnt[5] ), 
    .C1(\display_inst.n4_c ), .B1(\row_cnt[4] ), .D0(\row_cnt[0] ), 
    .C0(\row_cnt[3] ), .B0(\row_cnt[2] ), .A0(\row_cnt[1] ), 
    .F0(\display_inst.n4_c ), .F1(\display_inst.n11615 ));
  display_inst_vga_init_SLICE_308 \display_inst.vga_init.SLICE_308 ( 
    .D0(\display_inst.n119 ), .C0(\display_inst.n11615 ), 
    .B0(\display_inst.n12275 ), .A0(\row_cnt[6] ), .F0(\display_inst.n4615 ));
  display_inst_pattern_gen_initial_SLICE_311 
    \display_inst.pattern_gen_initial.SLICE_311 ( .D1(\display_inst.n111 ), 
    .C1(\display_inst.pattern_gen_initial.n7761 ), .B1(\display_inst.n119 ), 
    .A1(\display_inst.n4741 ), .D0(\display_inst.pattern_gen_initial.n7735 ), 
    .C0(\display_inst.n4746 ), .B0(\row_cnt[7] ), .A0(\row_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n7761 ), 
    .F1(\display_inst.pattern_gen_initial.n4640 ));
  display_inst_vga_init_SLICE_312 \display_inst.vga_init.SLICE_312 ( 
    .D1(\display_inst.vga_init.n4_adj_629 ), 
    .C1(\display_inst.vga_init.n12269 ), .B1(\column_cnt[8] ), 
    .A1(\column_cnt[7] ), .D0(\column_cnt[1] ), .C0(\column_cnt[2] ), 
    .F0(\display_inst.vga_init.n12269 ), .F1(\display_inst.vga_init.n18 ));
  display_inst_vga_init_SLICE_314 \display_inst.vga_init.SLICE_314 ( 
    .D1(\row_cnt[6] ), .C1(\row_cnt[5] ), .B1(\display_inst.n8 ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[4] ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .A0(\display_inst.n8_adj_633 ), .F0(\display_inst.n111 ), 
    .F1(\display_inst.n13142 ));
  display_inst_pattern_gen_initial_SLICE_315 
    \display_inst.pattern_gen_initial.SLICE_315 ( .D1(\row_cnt[0] ), 
    .C1(\display_inst.n8_adj_633 ), .B1(\row_cnt[4] ), .A1(\row_cnt[1] ), 
    .D0(\row_cnt[3] ), .C0(\row_cnt[2] ), .F0(\display_inst.n8_adj_633 ), 
    .F1(\display_inst.n7727 ));
  display_inst_vga_init_SLICE_316 \display_inst.vga_init.SLICE_316 ( 
    .D1(\display_inst.n4807 ), .C1(\display_inst.vga_init.n96 ), 
    .B1(\row_cnt[8] ), .D0(\row_cnt[7] ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .F0(\display_inst.vga_init.n96 ), .F1(\display_inst.vga_init.n11597 ));
  display_inst_pattern_gen_initial_SLICE_319 
    \display_inst.pattern_gen_initial.SLICE_319 ( 
    .D1(\display_inst.pattern_gen_initial.n12705 ), .C1(\display_inst.n12262 ), 
    .B1(\display_inst.n13142 ), .A1(\row_cnt[7] ), .D0(\row_cnt[9] ), 
    .C0(\row_cnt[8] ), .F0(\display_inst.n12262 ), 
    .F1(\display_inst.pattern_gen_initial.n4713 ));
  display_inst_vga_init_SLICE_320 \display_inst.vga_init.SLICE_320 ( 
    .D0(\display_inst.n119 ), .C0(\display_inst.n7727 ), .B0(\row_cnt[5] ), 
    .A0(\row_cnt[6] ), .F0(\display_inst.n4629 ));
  display_inst_vga_init_SLICE_322 \display_inst.vga_init.SLICE_322 ( 
    .D1(\display_inst.pattern_gen_initial.n6_adj_511 ), 
    .C1(\display_inst.n7755 ), .B1(\display_inst.n8_adj_633 ), 
    .A1(\row_cnt[5] ), .D0(\row_cnt[8] ), .C0(\row_cnt[7] ), .A0(\row_cnt[6] ), 
    .F0(\display_inst.n7755 ), .F1(\display_inst.pattern_gen_initial.n4751 ));
  display_inst_vga_init_SLICE_324 \display_inst.vga_init.SLICE_324 ( 
    .D1(\row_cnt[4] ), .C1(\display_inst.n4746 ), .B1(\row_cnt[3] ), 
    .A1(\row_cnt[2] ), .D0(\row_cnt[6] ), .C0(\row_cnt[5] ), 
    .F0(\display_inst.n4746 ), .F1(\display_inst.n12275 ));
  display_inst_pattern_gen_initial_SLICE_325 
    \display_inst.pattern_gen_initial.SLICE_325 ( 
    .D1(\display_inst.pattern_gen_initial.n11667 ), 
    .C1(\display_inst.pattern_gen_initial.n12224 ), .B1(\row_cnt[7] ), 
    .A1(\row_cnt[9] ), .D0(\display_inst.pattern_gen_initial.n7843 ), 
    .C0(\display_inst.pattern_gen_initial.n12777 ), .B0(\display_inst.n4746 ), 
    .A0(\row_cnt[8] ), .F0(\display_inst.pattern_gen_initial.n12224 ), 
    .F1(\display_inst.pattern_gen_initial.rgb_5__N_451[0] ));
  display_inst_vga_init_SLICE_326 \display_inst.vga_init.SLICE_326 ( 
    .D1(\row_cnt[0] ), .C1(\display_inst.n4807 ), .B1(\row_cnt[6] ), 
    .A1(\row_cnt[5] ), .D0(\row_cnt[4] ), .C0(\row_cnt[3] ), .B0(\row_cnt[2] ), 
    .A0(\row_cnt[1] ), .F0(\display_inst.n4807 ), 
    .F1(\display_inst.pattern_gen_initial.n12705 ));
  display_inst_vga_init_SLICE_328 \display_inst.vga_init.SLICE_328 ( 
    .D1(\row_cnt[3] ), .C1(\display_inst.n4814 ), .B1(\row_cnt[2] ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[7] ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .F0(\display_inst.n4814 ), .F1(\display_inst.pattern_gen_initial.n4815 ));
  display_inst_pattern_gen_initial_SLICE_331 
    \display_inst.pattern_gen_initial.SLICE_331 ( .D1(\row_cnt[5] ), 
    .C1(\display_inst.n7311 ), .B1(\row_cnt[4] ), 
    .A1(\display_inst.n8_adj_633 ), .D0(\row_cnt[0] ), .C0(\row_cnt[1] ), 
    .F0(\display_inst.n7311 ), .F1(\display_inst.n7835 ));
  display_inst_vga_init_SLICE_332 \display_inst.vga_init.SLICE_332 ( 
    .D1(\column_cnt[9] ), .C1(\display_inst.n16_adj_634 ), 
    .B1(\column_cnt[8] ), .D0(\column_cnt[7] ), .C0(\column_cnt[6] ), 
    .B0(\column_cnt[5] ), .A0(\column_cnt[4] ), 
    .F0(\display_inst.n16_adj_634 ), .F1(\display_inst.vga_init.HSYNC_N_447 ));
  display_inst_pattern_gen_initial_SLICE_334 
    \display_inst.pattern_gen_initial.SLICE_334 ( 
    .D1(\display_inst.pattern_gen_initial.n2895[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n2895[4] ), 
    .C0(\display_inst.pattern_gen_initial.n461 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .F0(\display_inst.pattern_gen_initial.n491 ), 
    .F1(\display_inst.pattern_gen_initial.n490 ));
  display_inst_pattern_gen_initial_SLICE_335 
    \display_inst.pattern_gen_initial.SLICE_335 ( 
    .D1(\display_inst.pattern_gen_initial.n487 ), 
    .C1(\display_inst.pattern_gen_initial.n486 ), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .A1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n2895[9] ), 
    .C0(\display_inst.pattern_gen_initial.n450 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n486 ), 
    .F1(\display_inst.pattern_gen_initial.n12739 ));
  display_inst_pattern_gen_initial_SLICE_336 
    \display_inst.pattern_gen_initial.SLICE_336 ( 
    .D1(\display_inst.pattern_gen_initial.n488 ), 
    .C1(\display_inst.pattern_gen_initial.n492 ), 
    .B1(\display_inst.pattern_gen_initial.n121 ), 
    .A1(\display_inst.pattern_gen_initial.n490 ), 
    .D0(\display_inst.pattern_gen_initial.n120 ), 
    .C0(\display_inst.pattern_gen_initial.n2895[3] ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n492 ), 
    .F1(\display_inst.pattern_gen_initial.n13138 ));
  display_inst_pattern_gen_initial_SLICE_338 
    \display_inst.pattern_gen_initial.SLICE_338 ( 
    .D1(\display_inst.pattern_gen_initial.n2895[6] ), 
    .C1(\display_inst.pattern_gen_initial.n453 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n2907[6] ), 
    .C0(\display_inst.pattern_gen_initial.n12647 ), 
    .A0(\display_inst.pattern_gen_initial.n11750 ), 
    .F0(\display_inst.pattern_gen_initial.n453 ), 
    .F1(\display_inst.pattern_gen_initial.n489 ));
  display_inst_pattern_gen_initial_SLICE_339 
    \display_inst.pattern_gen_initial.SLICE_339 ( 
    .D1(\display_inst.pattern_gen_initial.n490 ), 
    .C1(\display_inst.pattern_gen_initial.n7688 ), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .A1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n121 ), 
    .C0(\display_inst.pattern_gen_initial.n461 ), 
    .B0(\display_inst.pattern_gen_initial.n120 ), 
    .A0(\display_inst.pattern_gen_initial.n2895[3] ), 
    .F0(\display_inst.pattern_gen_initial.n7688 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_524 ));
  display_inst_pattern_gen_initial_SLICE_341 
    \display_inst.pattern_gen_initial.SLICE_341 ( 
    .D1(\display_inst.pattern_gen_initial.n2907[5] ), 
    .C1(\display_inst.pattern_gen_initial.n380 ), 
    .B1(\display_inst.pattern_gen_initial.n118 ), 
    .A1(\display_inst.pattern_gen_initial.n11750 ), 
    .D0(\display_inst.pattern_gen_initial.n370 ), 
    .C0(\display_inst.pattern_gen_initial.n369_adj_552 ), 
    .B0(\display_inst.pattern_gen_initial.n3651 ), 
    .A0(\display_inst.pattern_gen_initial.n371 ), 
    .F0(\display_inst.pattern_gen_initial.n380 ), 
    .F1(\display_inst.pattern_gen_initial.n454 ));
  display_inst_pattern_gen_initial_SLICE_342 
    \display_inst.pattern_gen_initial.SLICE_342 ( 
    .D0(\display_inst.pattern_gen_initial.n2895[7] ), 
    .C0(\display_inst.pattern_gen_initial.n452 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n488 ));
  display_inst_pattern_gen_initial_SLICE_343 
    \display_inst.pattern_gen_initial.SLICE_343 ( 
    .D0(\display_inst.pattern_gen_initial.n486 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_524 ), 
    .B0(\display_inst.pattern_gen_initial.n487 ), 
    .A0(\display_inst.pattern_gen_initial.n488 ), 
    .F0(\display_inst.pattern_gen_initial.n497_adj_535 ));
  display_inst_pattern_gen_initial_SLICE_344 
    \display_inst.pattern_gen_initial.SLICE_344 ( 
    .D1(\display_inst.pattern_gen_initial.n2907[7] ), 
    .C1(\display_inst.pattern_gen_initial.n413 ), 
    .A1(\display_inst.pattern_gen_initial.n11750 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_552 ), 
    .C0(\display_inst.pattern_gen_initial.n370 ), 
    .B0(\display_inst.pattern_gen_initial.n3651 ), 
    .A0(\display_inst.pattern_gen_initial.n371 ), 
    .F0(\display_inst.pattern_gen_initial.n413 ), 
    .F1(\display_inst.pattern_gen_initial.n452 ));
  display_inst_pattern_gen_initial_SLICE_346 
    \display_inst.pattern_gen_initial.SLICE_346 ( 
    .D0(\display_inst.pattern_gen_initial.n118 ), 
    .C0(\display_inst.pattern_gen_initial.n380 ), 
    .F0(\display_inst.pattern_gen_initial.n4549 ));
  display_inst_pattern_gen_initial_SLICE_348 
    \display_inst.pattern_gen_initial.SLICE_348 ( 
    .D1(\display_inst.pattern_gen_initial.rgb_5__N_451[0] ), 
    .C1(\display_inst.pattern_gen_initial.n862 ), .B1(\display_inst.valid ), 
    .D0(\apple[8] ), .C0(n1506), .B0(n1500), 
    .A0(\display_inst.pattern_gen_initial.n6_c ), 
    .F0(\display_inst.pattern_gen_initial.n862 ), .F1(rgb_c_5));
  display_inst_pattern_gen_initial_SLICE_352 
    \display_inst.pattern_gen_initial.SLICE_352 ( 
    .D0(\display_inst.pattern_gen_initial.n171 ), 
    .C0(\display_inst.pattern_gen_initial.n116 ), 
    .B0(\display_inst.pattern_gen_initial.n117 ), 
    .A0(\display_inst.pattern_gen_initial.n115 ), 
    .F0(\display_inst.pattern_gen_initial.n370 ));
  display_inst_pattern_gen_initial_SLICE_354 
    \display_inst.pattern_gen_initial.SLICE_354 ( 
    .D1(\display_inst.pattern_gen_initial.n2907[9] ), 
    .C1(\display_inst.pattern_gen_initial.n411 ), 
    .B1(\display_inst.pattern_gen_initial.n11750 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_552 ), 
    .C0(\display_inst.pattern_gen_initial.n3651 ), 
    .B0(\display_inst.pattern_gen_initial.n371 ), 
    .A0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n411 ), 
    .F1(\display_inst.pattern_gen_initial.n450 ));
  display_inst_pattern_gen_initial_SLICE_356 
    \display_inst.pattern_gen_initial.SLICE_356 ( 
    .D1(\display_inst.pattern_gen_initial.n16_c ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_507 ), 
    .B1(\display_inst.pattern_gen_initial.n369 ), 
    .D0(\display_inst.pattern_gen_initial.n228 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n278 ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_507 ), 
    .F1(\display_inst.pattern_gen_initial.n411_adj_517 ));
  display_inst_pattern_gen_initial_SLICE_357 
    \display_inst.pattern_gen_initial.SLICE_357 ( 
    .D1(\display_inst.pattern_gen_initial.n2869[8] ), 
    .C1(\display_inst.pattern_gen_initial.n412_adj_537 ), 
    .B1(\display_inst.pattern_gen_initial.n11677 ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_538 ), 
    .C0(\display_inst.pattern_gen_initial.n3917 ), 
    .B0(\display_inst.pattern_gen_initial.n369 ), 
    .A0(\display_inst.pattern_gen_initial.n370_adj_507 ), 
    .F0(\display_inst.pattern_gen_initial.n412_adj_537 ), 
    .F1(\display_inst.pattern_gen_initial.n451_adj_521 ));
  display_inst_pattern_gen_initial_SLICE_359 
    \display_inst.pattern_gen_initial.SLICE_359 ( 
    .D0(\display_inst.pattern_gen_initial.rgb_5__N_451[0] ), 
    .C0(\display_inst.pattern_gen_initial.n10 ), 
    .B0(\display_inst.pattern_gen_initial.n862 ), .A0(\display_inst.valid ), 
    .F0(rgb_c_2));
  display_inst_pattern_gen_initial_SLICE_360 
    \display_inst.pattern_gen_initial.SLICE_360 ( 
    .D1(\display_inst.pattern_gen_initial.n4751 ), 
    .C1(\display_inst.pattern_gen_initial.n4762 ), .B1(\row_cnt[0] ), 
    .A1(\row_cnt[1] ), .D0(\row_cnt[4] ), .C0(\display_inst.n8 ), 
    .B0(\display_inst.n4741 ), .A0(\display_inst.n4814 ), 
    .F0(\display_inst.pattern_gen_initial.n4762 ), 
    .F1(\display_inst.pattern_gen_initial.n9 ));
  display_inst_pattern_gen_initial_SLICE_362 
    \display_inst.pattern_gen_initial.SLICE_362 ( .D1(\column_cnt[9] ), 
    .C1(\display_inst.pattern_gen_initial.n7342 ), .B1(\column_cnt[5] ), 
    .A1(\column_cnt[6] ), .D0(\column_cnt[4] ), .C0(\column_cnt[3] ), 
    .B0(\column_cnt[2] ), .F0(\display_inst.pattern_gen_initial.n7342 ), 
    .F1(\display_inst.n12272 ));
  display_inst_pattern_gen_initial_SLICE_364 
    \display_inst.pattern_gen_initial.SLICE_364 ( 
    .D1(\display_inst.pattern_gen_initial.n12216 ), 
    .C1(\display_inst.pattern_gen_initial.n4820 ), .B1(\column_cnt[2] ), 
    .A1(\display_inst.pattern_gen_initial.n12 ), .D0(\column_cnt[7] ), 
    .C0(\column_cnt[9] ), .A0(\column_cnt[8] ), 
    .F0(\display_inst.pattern_gen_initial.n4820 ), 
    .F1(\display_inst.pattern_gen_initial.n7394 ));
  display_inst_pattern_gen_initial_SLICE_366 
    \display_inst.pattern_gen_initial.SLICE_366 ( .D1(\display_inst.n12272 ), 
    .C1(\display_inst.pattern_gen_initial.n4778 ), .B1(\column_cnt[0] ), 
    .A1(\column_cnt[1] ), .D0(\column_cnt[8] ), .C0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n4778 ), 
    .F1(\display_inst.pattern_gen_initial.n7374 ));
  display_inst_pattern_gen_initial_SLICE_368 
    \display_inst.pattern_gen_initial.SLICE_368 ( 
    .D1(\display_inst.pattern_gen_initial.n2881[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454_adj_515 ), 
    .A1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .D0(\display_inst.pattern_gen_initial.n11677 ), 
    .C0(\display_inst.pattern_gen_initial.n2869[5] ), 
    .A0(\display_inst.pattern_gen_initial.n4539 ), 
    .F0(\display_inst.pattern_gen_initial.n454_adj_515 ), 
    .F1(\display_inst.pattern_gen_initial.n490_adj_578 ));
  display_inst_pattern_gen_initial_SLICE_371 
    \display_inst.pattern_gen_initial.SLICE_371 ( 
    .D1(\display_inst.pattern_gen_initial.n13111 ), 
    .C1(\display_inst.pattern_gen_initial.n13110 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .A1(\display_inst.pattern_gen_initial.n232 ), 
    .D0(\display_inst.pattern_gen_initial.n2881[4] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .A0(\display_inst.pattern_gen_initial.n455_adj_516 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_581 ), 
    .F1(\display_inst.pattern_gen_initial.n13125 ));
  display_inst_pattern_gen_initial_SLICE_374 
    \display_inst.pattern_gen_initial.SLICE_374 ( 
    .D1(\display_inst.pattern_gen_initial.n2881[5] ), 
    .C1(\display_inst.pattern_gen_initial.n12747 ), 
    .B1(\display_inst.pattern_gen_initial.n2881[9] ), 
    .A1(\display_inst.pattern_gen_initial.n2881[3] ), 
    .D0(\display_inst.pattern_gen_initial.n2881[6] ), 
    .C0(\display_inst.pattern_gen_initial.n2881[8] ), 
    .B0(\display_inst.pattern_gen_initial.n2881[4] ), 
    .A0(\display_inst.pattern_gen_initial.n2881[7] ), 
    .F0(\display_inst.pattern_gen_initial.n12747 ), 
    .F1(\display_inst.pattern_gen_initial.n13111 ));
  display_inst_pattern_gen_initial_SLICE_376 
    \display_inst.pattern_gen_initial.SLICE_376 ( 
    .D1(\display_inst.pattern_gen_initial.n2881[9] ), 
    .C1(\display_inst.pattern_gen_initial.n450_adj_520 ), 
    .A1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .D0(\display_inst.pattern_gen_initial.n11677 ), 
    .C0(\display_inst.pattern_gen_initial.n369 ), 
    .B0(\display_inst.pattern_gen_initial.n2869[9] ), 
    .A0(\display_inst.pattern_gen_initial.n3932 ), 
    .F0(\display_inst.pattern_gen_initial.n450_adj_520 ), 
    .F1(\display_inst.pattern_gen_initial.n14281 ));
  display_inst_pattern_gen_initial_SLICE_379 
    \display_inst.pattern_gen_initial.SLICE_379 ( 
    .D1(\display_inst.pattern_gen_initial.n13125 ), 
    .C1(\display_inst.pattern_gen_initial.n497 ), 
    .B1(\display_inst.pattern_gen_initial.n12711 ), 
    .A1(\display_inst.pattern_gen_initial.n13127 ), 
    .D0(\display_inst.pattern_gen_initial.n14276 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_523 ), 
    .B0(\display_inst.pattern_gen_initial.n14277 ), 
    .A0(\display_inst.pattern_gen_initial.n14281 ), 
    .F0(\display_inst.pattern_gen_initial.n497 ), 
    .F1(\display_inst.pattern_gen_initial.n31 ));
  display_inst_pattern_gen_initial_SLICE_380 
    \display_inst.pattern_gen_initial.SLICE_380 ( 
    .D0(\display_inst.pattern_gen_initial.n508[7] ), 
    .C0(\display_inst.pattern_gen_initial.n508[2] ), 
    .F0(\display_inst.pattern_gen_initial.n12697 ));
  display_inst_pattern_gen_initial_SLICE_381 
    \display_inst.pattern_gen_initial.SLICE_381 ( 
    .D1(\display_inst.pattern_gen_initial.n12697 ), 
    .C1(\display_inst.pattern_gen_initial.n12723 ), 
    .B1(\display_inst.pattern_gen_initial.n508[3] ), 
    .A1(\display_inst.pattern_gen_initial.n508[5] ), 
    .D0(\display_inst.pattern_gen_initial.n508[4] ), 
    .C0(\display_inst.pattern_gen_initial.n508[6] ), 
    .B0(\display_inst.pattern_gen_initial.n508[8] ), 
    .A0(\display_inst.pattern_gen_initial.n508[9] ), 
    .F0(\display_inst.pattern_gen_initial.n12723 ), 
    .F1(\display_inst.pattern_gen_initial.n13135 ));
  display_inst_pattern_gen_initial_SLICE_382 
    \display_inst.pattern_gen_initial.SLICE_382 ( 
    .D1(\display_inst.pattern_gen_initial.n450_adj_520 ), 
    .C1(\display_inst.pattern_gen_initial.n12753 ), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_515 ), 
    .A1(\display_inst.pattern_gen_initial.n231 ), 
    .D0(\display_inst.pattern_gen_initial.n453_adj_518 ), 
    .C0(\display_inst.pattern_gen_initial.n451_adj_521 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_516 ), 
    .A0(\display_inst.pattern_gen_initial.n452_adj_519 ), 
    .F0(\display_inst.pattern_gen_initial.n12753 ), 
    .F1(\display_inst.pattern_gen_initial.n13110 ));
  display_inst_pattern_gen_initial_SLICE_386 
    \display_inst.pattern_gen_initial.SLICE_386 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_624[9] ), 
    .C0(\display_inst.pattern_gen_initial.n508_adj_624[8] ), 
    .B0(\display_inst.pattern_gen_initial.n508_adj_624[6] ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_624[4] ), 
    .F0(\display_inst.pattern_gen_initial.n12711 ));
  display_inst_pattern_gen_initial_SLICE_388 
    \display_inst.pattern_gen_initial.SLICE_388 ( 
    .D1(\display_inst.pattern_gen_initial.n7717 ), 
    .C1(\display_inst.pattern_gen_initial.n12771 ), .B1(\display_inst.n7311 ), 
    .A1(\display_inst.pattern_gen_initial.n31 ), 
    .D0(\display_inst.pattern_gen_initial.n13138 ), 
    .C0(\display_inst.pattern_gen_initial.n12739 ), 
    .B0(\display_inst.pattern_gen_initial.n497_adj_535 ), 
    .A0(\display_inst.pattern_gen_initial.n13135 ), 
    .F0(\display_inst.pattern_gen_initial.n12771 ), 
    .F1(\display_inst.pattern_gen_initial.n13130 ));
  display_inst_pattern_gen_initial_SLICE_390 
    \display_inst.pattern_gen_initial.SLICE_390 ( 
    .D0(\display_inst.pattern_gen_initial.n228 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n278 ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n369 ));
  display_inst_pattern_gen_initial_SLICE_394 
    \display_inst.pattern_gen_initial.SLICE_394 ( 
    .D1(\display_inst.pattern_gen_initial.n373 ), 
    .C1(\display_inst.pattern_gen_initial.n11663 ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n228 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n278 ), 
    .F0(\display_inst.pattern_gen_initial.n11663 ), 
    .F1(\display_inst.pattern_gen_initial.n3917 ));
  display_inst_pattern_gen_initial_SLICE_396 
    \display_inst.pattern_gen_initial.SLICE_396 ( .D1(\column_cnt[3] ), 
    .C1(\column_cnt[4] ), .A1(\column_cnt[2] ), 
    .D0(\display_inst.pattern_gen_initial.n7319 ), 
    .C0(\display_inst.pattern_gen_initial.n8_adj_543 ), .B0(\column_cnt[4] ), 
    .A0(\display_inst.pattern_gen_initial.n4820 ), 
    .F0(\display_inst.pattern_gen_initial.n51 ), 
    .F1(\display_inst.pattern_gen_initial.n3 ));
  display_inst_pattern_gen_initial_SLICE_397 
    \display_inst.pattern_gen_initial.SLICE_397 ( 
    .D1(\display_inst.pattern_gen_initial.n4830 ), 
    .C1(\display_inst.pattern_gen_initial.n12246 ), 
    .B1(\display_inst.pattern_gen_initial.n4786 ), 
    .A1(\display_inst.pattern_gen_initial.n51 ), 
    .D0(\display_inst.pattern_gen_initial.n11614 ), 
    .C0(\display_inst.pattern_gen_initial.n7765 ), .B0(\column_cnt[7] ), 
    .A0(\display_inst.pattern_gen_initial.n4768 ), 
    .F0(\display_inst.pattern_gen_initial.n12246 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_621 ));
  display_inst_pattern_gen_initial_SLICE_398 
    \display_inst.pattern_gen_initial.SLICE_398 ( .D1(\column_cnt[6] ), 
    .C1(\display_inst.pattern_gen_initial.n4355 ), .B1(\column_cnt[1] ), 
    .A1(\column_cnt[0] ), .D0(\column_cnt[5] ), .C0(\column_cnt[4] ), 
    .B0(\column_cnt[3] ), .A0(\column_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n4355 ), 
    .F1(\display_inst.pattern_gen_initial.n7871 ));
  display_inst_pattern_gen_initial_SLICE_400 
    \display_inst.pattern_gen_initial.SLICE_400 ( .D1(\column_cnt[3] ), 
    .C1(\display_inst.pattern_gen_initial.n7319 ), .B1(\column_cnt[2] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[6] ), .C0(\column_cnt[5] ), 
    .F0(\display_inst.pattern_gen_initial.n7319 ), 
    .F1(\display_inst.pattern_gen_initial.n13143 ));
  display_inst_pattern_gen_initial_SLICE_402 
    \display_inst.pattern_gen_initial.SLICE_402 ( 
    .D1(\display_inst.pattern_gen_initial.n12266 ), 
    .C1(\display_inst.pattern_gen_initial.n7877 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[5] ), .D0(\display_inst.pattern_gen_initial.n7717 ), 
    .C0(\column_cnt[4] ), .B0(\column_cnt[3] ), .A0(\column_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n7877 ), 
    .F1(\display_inst.pattern_gen_initial.n328 ));
  display_inst_pattern_gen_initial_SLICE_404 
    \display_inst.pattern_gen_initial.SLICE_404 ( .D1(\column_cnt[3] ), 
    .C1(\display_inst.pattern_gen_initial.n7717 ), .B1(\column_cnt[2] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[1] ), .B0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n7717 ), 
    .F1(\display_inst.pattern_gen_initial.n12261 ));
  display_inst_pattern_gen_initial_SLICE_407 
    \display_inst.pattern_gen_initial.SLICE_407 ( .D1(\display_inst.n4735 ), 
    .C1(\display_inst.pattern_gen_initial.n7735 ), .B1(\row_cnt[7] ), 
    .A1(\row_cnt[6] ), .D0(\row_cnt[0] ), .C0(\row_cnt[3] ), .B0(\row_cnt[1] ), 
    .A0(\row_cnt[2] ), .F0(\display_inst.pattern_gen_initial.n7735 ), 
    .F1(\display_inst.pattern_gen_initial.n7903 ));
  display_inst_pattern_gen_initial_SLICE_409 
    \display_inst.pattern_gen_initial.SLICE_409 ( .D1(\snake_arr[60] ), 
    .C1(\display_inst.pattern_gen_initial.n4688 ), .B1(\display_inst.n4629 ), 
    .A1(\snake_arr[10] ), .D0(\display_inst.pattern_gen_initial.n4815 ), 
    .C0(\display_inst.pattern_gen_initial.n7903 ), .B0(\row_cnt[9] ), 
    .A0(\row_cnt[8] ), .F0(\display_inst.pattern_gen_initial.n4688 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_584 ));
  display_inst_pattern_gen_initial_SLICE_410 
    \display_inst.pattern_gen_initial.SLICE_410 ( 
    .D1(\display_inst.pattern_gen_initial.n12266 ), 
    .C1(\display_inst.pattern_gen_initial.n12643 ), 
    .B1(\display_inst.pattern_gen_initial.n4768 ), 
    .A1(\display_inst.pattern_gen_initial.n3 ), 
    .D0(\display_inst.pattern_gen_initial.n4799 ), 
    .C0(\display_inst.pattern_gen_initial.n4197 ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[0] ), .F0(\display_inst.pattern_gen_initial.n12643 ), 
    .F1(\display_inst.pattern_gen_initial.n307 ));
  display_inst_pattern_gen_initial_SLICE_411 
    \display_inst.pattern_gen_initial.SLICE_411 ( .D1(\column_cnt[0] ), 
    .C1(\display_inst.pattern_gen_initial.n4197 ), .A1(\column_cnt[4] ), 
    .D0(\column_cnt[1] ), .C0(\column_cnt[3] ), .B0(\column_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n4197 ), 
    .F1(\display_inst.pattern_gen_initial.n7765 ));
  display_inst_pattern_gen_initial_SLICE_413 
    \display_inst.pattern_gen_initial.SLICE_413 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_577 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_576 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[84] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[83] ), 
    .A0(\snake_arr[89] ), .F0(\display_inst.pattern_gen_initial.n10_adj_576 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_618 ));
  display_inst_pattern_gen_initial_SLICE_414 
    \display_inst.pattern_gen_initial.SLICE_414 ( 
    .D1(\display_inst.pattern_gen_initial.n7717 ), 
    .C1(\display_inst.pattern_gen_initial.n8_adj_543 ), .B1(\column_cnt[5] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[3] ), .B0(\column_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n8_adj_543 ), 
    .F1(\display_inst.pattern_gen_initial.n18_adj_553 ));
  display_inst_pattern_gen_initial_SLICE_416 
    \display_inst.pattern_gen_initial.SLICE_416 ( 
    .D1(\display_inst.pattern_gen_initial.n7881 ), 
    .C1(\display_inst.pattern_gen_initial.n4799 ), .B1(\column_cnt[8] ), 
    .A1(\display_inst.pattern_gen_initial.n7339 ), .D0(\column_cnt[5] ), 
    .C0(\column_cnt[4] ), .F0(\display_inst.pattern_gen_initial.n4799 ), 
    .F1(\display_inst.pattern_gen_initial.n7883 ));
  display_inst_pattern_gen_initial_SLICE_418 
    \display_inst.pattern_gen_initial.SLICE_418 ( .D1(\column_cnt[8] ), 
    .C1(\column_cnt[9] ), .D0(\column_cnt[7] ), .C0(\column_cnt[8] ), 
    .F0(\display_inst.pattern_gen_initial.n4710 ), 
    .F1(\display_inst.pattern_gen_initial.n12254 ));
  display_inst_pattern_gen_initial_SLICE_419 
    \display_inst.pattern_gen_initial.SLICE_419 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_554 ), .B1(\snake_arr[7] ), 
    .A1(\snake_arr[8] ), .D0(\display_inst.pattern_gen_initial.n4487 ), 
    .C0(\display_inst.pattern_gen_initial.n7883 ), 
    .B0(\display_inst.pattern_gen_initial.n4710 ), .A0(\column_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_554 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_566 ));
  display_inst_pattern_gen_initial_SLICE_420 
    \display_inst.pattern_gen_initial.SLICE_420 ( 
    .D1(\display_inst.pattern_gen_initial.n4768 ), 
    .C1(\display_inst.pattern_gen_initial.n7881 ), .B1(\column_cnt[7] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[3] ), .C0(\column_cnt[2] ), 
    .B0(\column_cnt[1] ), .A0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n7881 ), 
    .F1(\display_inst.pattern_gen_initial.n7917 ));
  display_inst_pattern_gen_initial_SLICE_422 
    \display_inst.pattern_gen_initial.SLICE_422 ( .D1(\column_cnt[5] ), 
    .C1(\display_inst.pattern_gen_initial.n7692 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[3] ), .D0(\column_cnt[2] ), .C0(\column_cnt[1] ), 
    .B0(\column_cnt[0] ), .F0(\display_inst.pattern_gen_initial.n7692 ), 
    .F1(\display_inst.pattern_gen_initial.n12693 ));
  display_inst_pattern_gen_initial_SLICE_423 
    \display_inst.pattern_gen_initial.SLICE_423 ( 
    .D1(\display_inst.pattern_gen_initial.n7692 ), 
    .C1(\display_inst.pattern_gen_initial.n4768 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[3] ), .D0(\column_cnt[6] ), .C0(\column_cnt[5] ), 
    .F0(\display_inst.pattern_gen_initial.n4768 ), 
    .F1(\display_inst.pattern_gen_initial.n12779 ));
  display_inst_pattern_gen_initial_SLICE_425 
    \display_inst.pattern_gen_initial.SLICE_425 ( .D1(\column_cnt[9] ), 
    .C1(\display_inst.pattern_gen_initial.n12240 ), .B1(\column_cnt[8] ), 
    .D0(\display_inst.pattern_gen_initial.n4355 ), 
    .C0(\display_inst.pattern_gen_initial.n12693 ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[7] ), .F0(\display_inst.pattern_gen_initial.n12240 ), 
    .F1(\display_inst.pattern_gen_initial.n265 ));
  display_inst_pattern_gen_initial_SLICE_427 
    \display_inst.pattern_gen_initial.SLICE_427 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n349 ), .B1(\snake_arr[96] ), 
    .A1(\snake_arr[98] ), .D0(\display_inst.pattern_gen_initial.n12254 ), 
    .C0(\display_inst.pattern_gen_initial.n12779 ), 
    .B0(\display_inst.pattern_gen_initial.n13143 ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n349 ), 
    .F1(\display_inst.pattern_gen_initial.n12718 ));
  display_inst_pattern_gen_initial_SLICE_429 
    \display_inst.pattern_gen_initial.SLICE_429 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_619 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_617 ), 
    .B1(\display_inst.pattern_gen_initial.n4713 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_618 ), .D0(\snake_arr[82] ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[81] ), 
    .A0(\display_inst.pattern_gen_initial.n244 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_617 ), 
    .F1(\display_inst.pattern_gen_initial.n4830 ));
  display_inst_pattern_gen_initial_SLICE_430 
    \display_inst.pattern_gen_initial.SLICE_430 ( .D1(\snake_arr[68] ), 
    .C1(\display_inst.pattern_gen_initial.n391 ), 
    .B1(\display_inst.pattern_gen_initial.n370_adj_554 ), .A1(\snake_arr[67] ), 
    .D0(\column_cnt[7] ), .C0(\display_inst.pattern_gen_initial.n18_adj_553 ), 
    .B0(\column_cnt[6] ), .A0(\display_inst.pattern_gen_initial.n12254 ), 
    .F0(\display_inst.pattern_gen_initial.n391 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_597 ));
  display_inst_pattern_gen_initial_SLICE_431 
    \display_inst.pattern_gen_initial.SLICE_431 ( 
    .D0(\display_inst.pattern_gen_initial.n391 ), 
    .C0(\display_inst.pattern_gen_initial.n370_adj_554 ), .B0(\snake_arr[88] ), 
    .A0(\snake_arr[87] ), .F0(\display_inst.pattern_gen_initial.n11_adj_619 ));
  display_inst_pattern_gen_initial_SLICE_432 
    \display_inst.pattern_gen_initial.SLICE_432 ( .D1(\column_cnt[7] ), 
    .C1(\display_inst.pattern_gen_initial.n12 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[5] ), .C0(\column_cnt[4] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n12 ), 
    .F1(\display_inst.pattern_gen_initial.n13121 ));
  display_inst_pattern_gen_initial_SLICE_436 
    \display_inst.pattern_gen_initial.SLICE_436 ( .D1(\snake_arr[73] ), 
    .C1(\display_inst.pattern_gen_initial.n286 ), .B1(\snake_arr[79] ), 
    .A1(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .D0(\display_inst.pattern_gen_initial.n13121 ), 
    .C0(\display_inst.pattern_gen_initial.n7917 ), .B0(\column_cnt[8] ), 
    .A0(\column_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n286 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_558 ));
  display_inst_pattern_gen_initial_SLICE_437 
    \display_inst.pattern_gen_initial.SLICE_437 ( .D1(\snake_arr[76] ), 
    .C1(\display_inst.pattern_gen_initial.n328 ), .B1(\snake_arr[75] ), 
    .A1(\display_inst.pattern_gen_initial.n349 ), 
    .D0(\display_inst.pattern_gen_initial.n286 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[95] ), 
    .A0(\snake_arr[93] ), .F0(\display_inst.pattern_gen_initial.n5 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_607 ));
  display_inst_pattern_gen_initial_SLICE_439 
    \display_inst.pattern_gen_initial.SLICE_439 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_608 ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_605 ), 
    .B1(\display_inst.pattern_gen_initial.n12_adj_606 ), 
    .A1(\display_inst.pattern_gen_initial.n13_adj_607 ), .D0(\snake_arr[74] ), 
    .C0(\display_inst.pattern_gen_initial.n10_adj_558 ), 
    .B0(\display_inst.pattern_gen_initial.n307 ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_605 ), 
    .F1(\display_inst.pattern_gen_initial.n11651 ));
  display_inst_pattern_gen_initial_SLICE_440 
    \display_inst.pattern_gen_initial.SLICE_440 ( 
    .D1(\display_inst.pattern_gen_initial.n13 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_559 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[44] ), 
    .D0(\snake_arr[43] ), .C0(\snake_arr[49] ), 
    .B0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .A0(\display_inst.pattern_gen_initial.n286 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_559 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_610 ));
  display_inst_pattern_gen_initial_SLICE_442 
    \display_inst.pattern_gen_initial.SLICE_442 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_561 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_560 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[34] ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_557 ), .C0(\snake_arr[39] ), 
    .B0(\display_inst.pattern_gen_initial.n286 ), .A0(\snake_arr[33] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_560 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_563 ));
  display_inst_pattern_gen_initial_SLICE_444 
    \display_inst.pattern_gen_initial.SLICE_444 ( 
    .D1(\display_inst.pattern_gen_initial.n11 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_562 ), 
    .B1(\display_inst.n4655 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_563 ), 
    .D0(\display_inst.pattern_gen_initial.n244 ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[32] ), 
    .A0(\snake_arr[31] ), .F0(\display_inst.pattern_gen_initial.n12_adj_562 ), 
    .F1(\display_inst.pattern_gen_initial.n4845 ));
  display_inst_pattern_gen_initial_SLICE_446 
    \display_inst.pattern_gen_initial.SLICE_446 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_565 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_564 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[4] ), 
    .D0(\snake_arr[3] ), .C0(\display_inst.pattern_gen_initial.n286 ), 
    .B0(\snake_arr[9] ), .A0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_564 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_567 ));
  display_inst_pattern_gen_initial_SLICE_449 
    \display_inst.pattern_gen_initial.SLICE_449 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_567 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_568 ), 
    .B1(\display_inst.pattern_gen_initial.n12_adj_566 ), 
    .A1(\display_inst.n4615 ), .D0(\display_inst.pattern_gen_initial.n265 ), 
    .C0(\display_inst.pattern_gen_initial.n244 ), .B0(\snake_arr[1] ), 
    .A0(\snake_arr[2] ), .F0(\display_inst.pattern_gen_initial.n11_adj_568 ), 
    .F1(\display_inst.pattern_gen_initial.n4854 ));
  display_inst_pattern_gen_initial_SLICE_450 
    \display_inst.pattern_gen_initial.SLICE_450 ( .D1(\snake_arr[24] ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_569 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), 
    .A1(\display_inst.pattern_gen_initial.n13_adj_570 ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[29] ), 
    .A0(\snake_arr[23] ), .F0(\display_inst.pattern_gen_initial.n10_adj_569 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_572 ));
  display_inst_pattern_gen_initial_SLICE_452 
    \display_inst.pattern_gen_initial.SLICE_452 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_572 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_571 ), 
    .B1(\display_inst.pattern_gen_initial.n4640 ), 
    .A1(\display_inst.pattern_gen_initial.n11_adj_573 ), 
    .D0(\display_inst.pattern_gen_initial.n391 ), 
    .C0(\display_inst.pattern_gen_initial.n370_adj_554 ), .B0(\snake_arr[28] ), 
    .A0(\snake_arr[27] ), .F0(\display_inst.pattern_gen_initial.n12_adj_571 ), 
    .F1(\display_inst.pattern_gen_initial.n4848 ));
  display_inst_pattern_gen_initial_SLICE_454 
    \display_inst.pattern_gen_initial.SLICE_454 ( .D1(\snake_arr[54] ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_574 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), 
    .A1(\display_inst.pattern_gen_initial.n13_adj_575 ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .C0(\display_inst.pattern_gen_initial.n286 ), .B0(\snake_arr[59] ), 
    .A0(\snake_arr[53] ), .F0(\display_inst.pattern_gen_initial.n10_adj_574 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_613 ));
  display_inst_pattern_gen_initial_SLICE_457 
    \display_inst.pattern_gen_initial.SLICE_457 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_594 ), 
    .C1(\display_inst.pattern_gen_initial.n16_adj_591 ), 
    .B1(\display_inst.pattern_gen_initial.n14_adj_592 ), 
    .A1(\display_inst.pattern_gen_initial.n15 ), 
    .D0(\display_inst.pattern_gen_initial.n12_adj_584 ), 
    .C0(\display_inst.pattern_gen_initial.n4725 ), .B0(\snake_arr[20] ), 
    .A0(\display_inst.pattern_gen_initial.n4640 ), 
    .F0(\display_inst.pattern_gen_initial.n16_adj_591 ), 
    .F1(\display_inst.pattern_gen_initial.n11614 ));
  display_inst_pattern_gen_initial_SLICE_460 
    \display_inst.pattern_gen_initial.SLICE_460 ( .D1(\snake_arr[64] ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_595 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), 
    .A1(\display_inst.pattern_gen_initial.n13_adj_596 ), .D0(\snake_arr[69] ), 
    .C0(\display_inst.pattern_gen_initial.n412_adj_557 ), .B0(\snake_arr[63] ), 
    .A0(\display_inst.pattern_gen_initial.n286 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_595 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_598 ));
  display_inst_pattern_gen_initial_SLICE_463 
    \display_inst.pattern_gen_initial.SLICE_463 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_621 ), 
    .C1(\display_inst.pattern_gen_initial.n4836 ), 
    .B1(\display_inst.pattern_gen_initial.n4851 ), 
    .A1(\display_inst.pattern_gen_initial.n18_adj_620 ), 
    .D0(\display_inst.pattern_gen_initial.n16_adj_598 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_597 ), 
    .B0(\display_inst.pattern_gen_initial.n4688 ), 
    .A0(\display_inst.pattern_gen_initial.n11_adj_599 ), 
    .F0(\display_inst.pattern_gen_initial.n4836 ), 
    .F1(\display_inst.pattern_gen_initial.n11667 ));
  display_inst_pattern_gen_initial_SLICE_464 
    \display_inst.pattern_gen_initial.SLICE_464 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_601 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_600 ), 
    .B1(\display_inst.pattern_gen_initial.n307 ), .A1(\snake_arr[14] ), 
    .D0(\snake_arr[19] ), .C0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .B0(\snake_arr[13] ), .A0(\display_inst.pattern_gen_initial.n286 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_600 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_603 ));
  display_inst_pattern_gen_initial_SLICE_467 
    \display_inst.pattern_gen_initial.SLICE_467 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_603 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_604 ), 
    .B1(\display_inst.pattern_gen_initial.n12_adj_602 ), 
    .A1(\display_inst.n4629 ), .D0(\display_inst.pattern_gen_initial.n391 ), 
    .C0(\display_inst.pattern_gen_initial.n370_adj_554 ), .B0(\snake_arr[18] ), 
    .A0(\snake_arr[17] ), .F0(\display_inst.pattern_gen_initial.n11_adj_604 ), 
    .F1(\display_inst.pattern_gen_initial.n4851 ));
  display_inst_pattern_gen_initial_SLICE_468 
    \display_inst.pattern_gen_initial.SLICE_468 ( .D0(\snake_arr[71] ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[72] ), 
    .A0(\display_inst.pattern_gen_initial.n244 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_606 ));
  display_inst_pattern_gen_initial_SLICE_470 
    \display_inst.pattern_gen_initial.SLICE_470 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_611 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_609 ), 
    .B1(\display_inst.n4666 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_610 ), .D0(\snake_arr[42] ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[41] ), 
    .A0(\display_inst.pattern_gen_initial.n244 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_609 ), 
    .F1(\display_inst.pattern_gen_initial.n4842 ));
  display_inst_pattern_gen_initial_SLICE_472 
    \display_inst.pattern_gen_initial.SLICE_472 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_614 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_612 ), 
    .B1(\display_inst.pattern_gen_initial.n4677 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_613 ), .D0(\snake_arr[52] ), 
    .C0(\snake_arr[51] ), .B0(\display_inst.pattern_gen_initial.n265 ), 
    .A0(\display_inst.pattern_gen_initial.n244 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_612 ), 
    .F1(\display_inst.pattern_gen_initial.n4839 ));
  display_inst_pattern_gen_initial_SLICE_474 
    \display_inst.pattern_gen_initial.SLICE_474 ( 
    .D1(\display_inst.pattern_gen_initial.n5 ), 
    .C1(\display_inst.pattern_gen_initial.n6_adj_616 ), 
    .A1(\display_inst.pattern_gen_initial.n12718 ), 
    .D0(\display_inst.pattern_gen_initial.n265 ), 
    .C0(\display_inst.pattern_gen_initial.n244 ), .B0(\snake_arr[91] ), 
    .A0(\snake_arr[92] ), .F0(\display_inst.pattern_gen_initial.n6_adj_616 ), 
    .F1(\display_inst.pattern_gen_initial.n12690 ));
  display_inst_pattern_gen_initial_SLICE_476 
    \display_inst.pattern_gen_initial.SLICE_476 ( 
    .D1(\display_inst.pattern_gen_initial.n12690 ), 
    .C1(\display_inst.pattern_gen_initial.n12685 ), 
    .B1(\display_inst.pattern_gen_initial.n370_adj_554 ), .A1(\snake_arr[97] ), 
    .D0(\snake_arr[99] ), .C0(\display_inst.pattern_gen_initial.n412_adj_557 ), 
    .B0(\display_inst.pattern_gen_initial.n307 ), .A0(\snake_arr[94] ), 
    .F0(\display_inst.pattern_gen_initial.n12685 ), 
    .F1(\display_inst.pattern_gen_initial.n12777 ));
  NES_inst_SLICE_478 \NES_inst.SLICE_478 ( .D0(\NES_inst.n11618 ), 
    .C0(\NES_inst.output[5] ), .A0(\digital[5] ), .F0(\digital[5] ));
  NES_inst_SLICE_480 \NES_inst.SLICE_480 ( .C1(\NES_inst.n4808 ), 
    .A1(\NES_inst.NEScount[4] ), .D0(\NES_inst.NEScount[5] ), 
    .C0(\NES_inst.NEScount[7] ), .B0(\NES_inst.NEScount[6] ), 
    .A0(\NES_inst.NEScount[8] ), .F0(\NES_inst.n4808 ), .F1(\NES_inst.n4575 ));
  NES_inst_SLICE_481 \NES_inst.SLICE_481 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n4575 ), .B1(\NES_inst.NESclk ), .A1(\NES_inst.n21 ), 
    .D0(\NES_inst.n4808 ), .C0(\NES_inst.n21 ), .B0(\NES_inst.NEScount[4] ), 
    .F0(\NES_inst.output_7__N_34 ), .F1(continCLK_c));
  NES_inst_SLICE_482 \NES_inst.SLICE_482 ( .D1(\NES_inst.NEScount[0] ), 
    .C1(\NES_inst.n21 ), .B1(\NES_inst.NEScount[1] ), 
    .A1(\NES_inst.NEScount[2] ), .D0(\NES_inst.NEScount[10] ), 
    .C0(\NES_inst.NEScount[9] ), .B0(\NES_inst.NEScount[11] ), 
    .F0(\NES_inst.n21 ), .F1(\NES_inst.n4783 ));
  NES_inst_SLICE_485 \NES_inst.SLICE_485 ( .D1(\NES_inst.n8 ), 
    .C1(\NES_inst.n7 ), .B1(\NES_inst.NEScount[6] ), 
    .A1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n4783 ), 
    .C0(\NES_inst.NEScount[3] ), .A0(\NES_inst.NEScount[8] ), 
    .F0(\NES_inst.n7 ), .F1(latch_c));
  NES_inst_SLICE_486 \NES_inst.SLICE_486 ( .D0(\NES_inst.NEScount[5] ), 
    .C0(\NES_inst.NEScount[7] ), .F0(\NES_inst.n8 ));
  display_inst_vga_init_SLICE_488 \display_inst.vga_init.SLICE_488 ( 
    .D1(\column_cnt[6] ), .C1(\column_cnt[5] ), .B1(\column_cnt[3] ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[5] ), .C0(\column_cnt[6] ), 
    .B0(\column_cnt[4] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.vga_init.n4_adj_629 ), 
    .F1(\display_inst.pattern_gen_initial.n4487 ));
  display_inst_pattern_gen_initial_SLICE_490 
    \display_inst.pattern_gen_initial.SLICE_490 ( 
    .D1(\display_inst.pattern_gen_initial.n116 ), 
    .C1(\display_inst.pattern_gen_initial.n171 ), 
    .B1(\display_inst.pattern_gen_initial.n115 ), 
    .A1(\display_inst.pattern_gen_initial.n117 ), 
    .D0(\display_inst.pattern_gen_initial.n171 ), 
    .C0(\display_inst.pattern_gen_initial.n116 ), 
    .B0(\display_inst.pattern_gen_initial.n117 ), 
    .A0(\display_inst.pattern_gen_initial.n115 ), 
    .F0(\display_inst.pattern_gen_initial.n369_adj_552 ), 
    .F1(\display_inst.pattern_gen_initial.n371 ));
  board_inst_snakePos_inst_SLICE_492 \board_inst.snakePos_inst.SLICE_492 ( 
    .D0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[5] ), .F0(n12_adj_690));
  board_inst_snakePos_inst_SLICE_493 \board_inst.snakePos_inst.SLICE_493 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[6] ), .F0(n12_adj_704), 
    .F1(n12_adj_678));
  board_inst_snakePos_inst_SLICE_495 \board_inst.snakePos_inst.SLICE_495 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[6] ), .F0(n12_adj_682), 
    .F1(n12_adj_705));
  board_inst_snakePos_inst_SLICE_497 \board_inst.snakePos_inst.SLICE_497 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[6] ), .F0(n12_adj_702), 
    .F1(n12_adj_694));
  board_inst_snakePos_inst_SLICE_499 \board_inst.snakePos_inst.SLICE_499 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[5] ), .F0(n12_adj_684), 
    .F1(n12_adj_689));
  board_inst_snakePos_inst_SLICE_501 \board_inst.snakePos_inst.SLICE_501 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[6] ), .F0(n12), 
    .F1(n12_adj_697));
  board_inst_snakePos_inst_SLICE_503 \board_inst.snakePos_inst.SLICE_503 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[6] ), .F0(n12_adj_708), 
    .F1(n12_adj_673));
  display_inst_vga_init_SLICE_504 \display_inst.vga_init.SLICE_504 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_449 ), .D1(\row_cnt[5] ), 
    .C1(\display_inst.vga_init.n7690 ), .B1(\row_cnt[9] ), 
    .A1(\display_inst.n7755 ), .D0(\row_cnt[2] ), .C0(\row_cnt[4] ), 
    .B0(\row_cnt[1] ), .A0(\row_cnt[3] ), 
    .LSR(\display_inst.vga_init.VSYNC_N_450 ), .CLK(\display_inst.clk ), 
    .Q1(VSYNC_c), .F0(\display_inst.vga_init.n7690 ), 
    .F1(\display_inst.vga_init.VSYNC_N_449 ));
  display_inst_vga_init_SLICE_506 \display_inst.vga_init.SLICE_506 ( 
    .D1(\row_cnt[6] ), .C1(\row_cnt[5] ), .B1(\row_cnt[4] ), .A1(\row_cnt[3] ), 
    .D0(\row_cnt[5] ), .C0(\row_cnt[7] ), .B0(\row_cnt[4] ), .A0(\row_cnt[6] ), 
    .F0(\display_inst.n114 ), .F1(\display_inst.vga_init.n117 ));
  display_inst_pattern_gen_initial_SLICE_509 
    \display_inst.pattern_gen_initial.SLICE_509 ( .D1(\row_cnt[9] ), 
    .B1(\row_cnt[4] ), .D0(\row_cnt[2] ), .C0(\row_cnt[4] ), .A0(\row_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_551 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_511 ));
  board_inst_snakePos_inst_SLICE_510 \board_inst.snakePos_inst.SLICE_510 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_706), 
    .F1(n9_adj_714));
  board_inst_snakePos_inst_SLICE_512 \board_inst.snakePos_inst.SLICE_512 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9), 
    .F1(n9_adj_709));
  board_inst_snakePos_inst_SLICE_514 \board_inst.snakePos_inst.SLICE_514 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_707), 
    .F1(n9_adj_703));
  board_inst_snakePos_inst_SLICE_516 \board_inst.snakePos_inst.SLICE_516 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n7749), 
    .F1(n9_adj_719));
  display_inst_pattern_gen_initial_SLICE_520 
    \display_inst.pattern_gen_initial.SLICE_520 ( 
    .D0(\display_inst.pattern_gen_initial.n4842 ), 
    .C0(\display_inst.pattern_gen_initial.n4845 ), 
    .B0(\display_inst.pattern_gen_initial.n4854 ), 
    .A0(\display_inst.pattern_gen_initial.n4848 ), 
    .F0(\display_inst.pattern_gen_initial.n16_adj_615 ));
  display_inst_pattern_gen_initial_SLICE_521 
    \display_inst.pattern_gen_initial.SLICE_521 ( .D1(\snake_arr[58] ), 
    .C1(\snake_arr[57] ), .B1(\display_inst.pattern_gen_initial.n391 ), 
    .A1(\display_inst.pattern_gen_initial.n370_adj_554 ), .D0(\snake_arr[48] ), 
    .C0(\snake_arr[47] ), .B0(\display_inst.pattern_gen_initial.n370_adj_554 ), 
    .A0(\display_inst.pattern_gen_initial.n391 ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_611 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_614 ));
  display_inst_pattern_gen_initial_SLICE_522 
    \display_inst.pattern_gen_initial.SLICE_522 ( 
    .D0(\display_inst.pattern_gen_initial.n7374 ), 
    .C0(\display_inst.pattern_gen_initial.n7394 ), 
    .F0(\display_inst.pattern_gen_initial.n7681 ));
  display_inst_pattern_gen_initial_SLICE_527 
    \display_inst.pattern_gen_initial.SLICE_527 ( 
    .D1(\display_inst.pattern_gen_initial.n2881[3] ), 
    .C1(\display_inst.pattern_gen_initial.n231 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .D0(\display_inst.pattern_gen_initial.n2881[6] ), 
    .C0(\display_inst.pattern_gen_initial.n453_adj_518 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_522 ), 
    .F0(\display_inst.pattern_gen_initial.n489_adj_579 ), 
    .F1(\display_inst.pattern_gen_initial.n492_adj_580 ));
  display_inst_pattern_gen_initial_SLICE_536 
    \display_inst.pattern_gen_initial.SLICE_536 ( .D0(\display_inst.valid ), 
    .C0(\display_inst.pattern_gen_initial.rgb_5__N_451[0] ), .F0(rgb_c_0));
  display_inst_pattern_gen_initial_SLICE_537 
    \display_inst.pattern_gen_initial.SLICE_537 ( 
    .DI1(\display_inst.vga_init.valid_N_442 ), 
    .D1(\display_inst.vga_init.n18 ), .C1(\display_inst.vga_init.n11597 ), 
    .B1(\row_cnt[9] ), .A1(\column_cnt[9] ), 
    .D0(\display_inst.pattern_gen_initial.rgb_5__N_451[0] ), 
    .C0(\display_inst.pattern_gen_initial.n862 ), .B0(\display_inst.valid ), 
    .CLK(\display_inst.clk ), .Q1(\display_inst.valid ), .F0(rgb_c_4), 
    .F1(\display_inst.vga_init.valid_N_442 ));
  display_inst_pattern_gen_initial_SLICE_538 
    \display_inst.pattern_gen_initial.SLICE_538 ( 
    .D1(\display_inst.pattern_gen_initial.n265 ), 
    .C1(\display_inst.pattern_gen_initial.n244 ), .B1(\snake_arr[22] ), 
    .A1(\snake_arr[21] ), .D0(\display_inst.pattern_gen_initial.n244 ), 
    .C0(\display_inst.pattern_gen_initial.n265 ), .B0(\snake_arr[61] ), 
    .A0(\snake_arr[62] ), .F0(\display_inst.pattern_gen_initial.n11_adj_599 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_573 ));
  display_inst_pattern_gen_initial_SLICE_542 
    \display_inst.pattern_gen_initial.SLICE_542 ( 
    .D1(\display_inst.pattern_gen_initial.n391 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_554 ), .B1(\snake_arr[38] ), 
    .A1(\snake_arr[37] ), .D0(\display_inst.pattern_gen_initial.n370_adj_554 ), 
    .C0(\display_inst.pattern_gen_initial.n391 ), .B0(\snake_arr[77] ), 
    .A0(\snake_arr[78] ), .F0(\display_inst.pattern_gen_initial.n11_adj_608 ), 
    .F1(\display_inst.pattern_gen_initial.n11 ));
  display_inst_pattern_gen_initial_SLICE_545 
    \display_inst.pattern_gen_initial.SLICE_545 ( .D1(\snake_arr[66] ), 
    .C1(\snake_arr[65] ), .B1(\display_inst.pattern_gen_initial.n328 ), 
    .A1(\display_inst.pattern_gen_initial.n349 ), 
    .D0(\display_inst.pattern_gen_initial.n349 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[16] ), 
    .A0(\snake_arr[15] ), .F0(\display_inst.pattern_gen_initial.n13_adj_601 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_596 ));
  display_inst_pattern_gen_initial_SLICE_547 
    \display_inst.pattern_gen_initial.SLICE_547 ( .D1(\snake_arr[56] ), 
    .C1(\snake_arr[55] ), .B1(\display_inst.pattern_gen_initial.n328 ), 
    .A1(\display_inst.pattern_gen_initial.n349 ), .D0(\snake_arr[86] ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), 
    .B0(\display_inst.pattern_gen_initial.n349 ), .A0(\snake_arr[85] ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_577 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_575 ));
  display_inst_pattern_gen_initial_SLICE_549 
    \display_inst.pattern_gen_initial.SLICE_549 ( .D1(\column_cnt[8] ), 
    .C1(\column_cnt[9] ), .D0(\column_cnt[9] ), .C0(\column_cnt[8] ), 
    .B0(\column_cnt[7] ), .F0(\display_inst.pattern_gen_initial.n12266 ), 
    .F1(\display_inst.pattern_gen_initial.n4786 ));
  display_inst_pattern_gen_initial_SLICE_551 
    \display_inst.pattern_gen_initial.SLICE_551 ( 
    .D1(\display_inst.pattern_gen_initial.n328 ), 
    .C1(\display_inst.pattern_gen_initial.n349 ), .B1(\snake_arr[6] ), 
    .A1(\snake_arr[5] ), .D0(\display_inst.pattern_gen_initial.n349 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), .B0(\snake_arr[26] ), 
    .A0(\snake_arr[25] ), .F0(\display_inst.pattern_gen_initial.n13_adj_570 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_565 ));
  display_inst_pattern_gen_initial_SLICE_553 
    \display_inst.pattern_gen_initial.SLICE_553 ( .D1(\snake_arr[46] ), 
    .C1(\snake_arr[45] ), .B1(\display_inst.pattern_gen_initial.n349 ), 
    .A1(\display_inst.pattern_gen_initial.n328 ), 
    .D0(\display_inst.pattern_gen_initial.n328 ), 
    .C0(\display_inst.pattern_gen_initial.n349 ), .B0(\snake_arr[36] ), 
    .A0(\snake_arr[35] ), .F0(\display_inst.pattern_gen_initial.n13_adj_561 ), 
    .F1(\display_inst.pattern_gen_initial.n13 ));
  display_inst_pattern_gen_initial_SLICE_555 
    \display_inst.pattern_gen_initial.SLICE_555 ( .D1(\column_cnt[5] ), 
    .C1(\column_cnt[6] ), .B1(\column_cnt[1] ), .D0(\column_cnt[6] ), 
    .C0(\column_cnt[7] ), .F0(\display_inst.pattern_gen_initial.n7339 ), 
    .F1(\display_inst.pattern_gen_initial.n12216 ));
  SLICE_558 SLICE_558( .F0(GND_net));
  SLICE_559 SLICE_559( .D0(\button[2] ), .C0(\button[3] ), .F0(n5480));
  display_inst_pattern_gen_initial_SLICE_563 
    \display_inst.pattern_gen_initial.SLICE_563 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_624[3] ), 
    .C0(\display_inst.pattern_gen_initial.n508_adj_624[7] ), 
    .B0(\display_inst.pattern_gen_initial.n508_adj_624[2] ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_624[5] ), 
    .F0(\display_inst.pattern_gen_initial.n13127 ));
  board_inst_SLICE_567 \board_inst.SLICE_567 ( .DI1(\board_inst.n65[2] ), 
    .D1(\digital[3] ), .D0(\button[2] ), .C0(\button[3] ), .LSR(n4597), 
    .CLK(CLK), .Q1(\button[2] ), .F0(\board_inst.n4233 ), 
    .F1(\board_inst.n65[2] ));
  NES_inst_SLICE_568 \NES_inst.SLICE_568 ( .DI1(n14183), .D1(n4597), 
    .C1(\digital[7] ), .B1(n7), .A1(n12251), .D0(\NES_inst.n11618 ), 
    .C0(\NES_inst.output[7] ), .B0(\digital[7] ), .CLK(CLK), .Q1(\button[3] ), 
    .F0(\digital[7] ), .F1(n14183));
  SLICE_569 SLICE_569( .F0(VCC_net));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  display_inst_pattern_gen_initial_mult_8 
    \display_inst.pattern_gen_initial.mult_8 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(\apple[2] ), .B0(\apple[0] ), 
    .O7(\display_inst.pattern_gen_initial.n146[9] ), 
    .O6(\display_inst.pattern_gen_initial.n146[8] ), 
    .O5(\display_inst.pattern_gen_initial.n146[7] ), 
    .O4(\display_inst.pattern_gen_initial.n146[6] ), 
    .O3(\display_inst.pattern_gen_initial.n146[5] ), 
    .O2(\display_inst.pattern_gen_initial.n146[4] ), 
    .O1(\display_inst.pattern_gen_initial.n146[3] ), 
    .O0(\display_inst.pattern_gen_initial.n146[2] ));
  display_inst_pattern_gen_initial_mult_7 
    \display_inst.pattern_gen_initial.mult_7 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(\apple[6] ), .B0(\apple[4] ), 
    .O7(\display_inst.pattern_gen_initial.n90[9] ), 
    .O6(\display_inst.pattern_gen_initial.n90[8] ), 
    .O5(\display_inst.pattern_gen_initial.n90[7] ), 
    .O4(\display_inst.pattern_gen_initial.n90[6] ), 
    .O3(\display_inst.pattern_gen_initial.n90[5] ), 
    .O2(\display_inst.pattern_gen_initial.n90[4] ), 
    .O1(\display_inst.pattern_gen_initial.n90[3] ), 
    .O0(\display_inst.pattern_gen_initial.n90[2] ));
  NES_inst_output_i0_i0 \NES_inst.output_i0_i0 ( .PADDI(data_c), 
    .CE(\NES_inst.output_7__N_34 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output[0] ));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  data data_I( .PADDI(data_c), .data(data));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_2), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(GND_net), .deleteme0(delete_me[0]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(GND_net), .deleteme1(delete_me[1]));
  delete_me_2_ \delete_me[2]_I ( .PADDO(GND_net), .deleteme2(delete_me[2]));
endmodule

module display_inst_vga_init_SLICE_0 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1249_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1249__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module display_inst_vga_init_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1249_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1249__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1249__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1249_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1249__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1249__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1249_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1249__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1249__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1249_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1249__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1249__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_5 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1249_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_1249__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module display_inst_vga_init_SLICE_6 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1250_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1250_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1250_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1250_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1250_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_11 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1250_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1250__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_12 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_13 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_14 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_15 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2007_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_16 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_17 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_18 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2007_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_19 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2007_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_20 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_21 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_22 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_23 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1245_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_24 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1245_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_25 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1245_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_26 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1245_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_27 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1245_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_28 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_29 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2007_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_30 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_31 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_32 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2006_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_33 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_34 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_35 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2002_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_36 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2006_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_37 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2006_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_38 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2006_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_39 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2003_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_40 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_41 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2002_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_42 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_43 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2003_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1243_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1243_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1243_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_48 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1243_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_49 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1243_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_50 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2002_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_51 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2003_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_52 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2002_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_53 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2003_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_54 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_55 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_56 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_57 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_58 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_59 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1242_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_60 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1242_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_61 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1242_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_62 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1242_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_63 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1242_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_64 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_65 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_66 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_67 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_68 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1248_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_69 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_70 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_71 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1248_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_72 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i6 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i7 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_73 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1248_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_74 ( input DI1, D1, C1, B1, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1248_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1248__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_75 ( input DI0, D1, D0, C0, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_25 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_23 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_77 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_78 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i18 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_79 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i16 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i17 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_80 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i14 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i15 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_81 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_82 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_83 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i12 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i13 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_84 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1247_1413_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1247_1413__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_85 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_1246_1322_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_86 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_87 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_88 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_89 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_90 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_91 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_92 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_93 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_94 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1246_1322_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1246_1322__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_95 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_1246_1322_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1246_1322__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_99 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i4163_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 i6353_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/apple_id_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/apple_id_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_101 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 i6342_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 i6350_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/apple_id_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/apple_id_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_103 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \board_inst/i6377_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/reset_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_107 ( input DI0, D0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40004 \board_inst/i2059_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/apple_id_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_108 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4250_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4252_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i38 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x5501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x00BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4246_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4248_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x00AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_112 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4242_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4244_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_114 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4238_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4240_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i32 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i33 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x5051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x00AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_116 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4234_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4236_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i30 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i31 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_118 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 i4230_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 i4232_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i28 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i29 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x5501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_120 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4226_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4228_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i27 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_122 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4222_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4224_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i24 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i25 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_124 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4218_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4220_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_126 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4214_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4216_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i21 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_128 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4210_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4212_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_130 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4206_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4208_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_132 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4202_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4204_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_134 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4198_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4200_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_136 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4194_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4196_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_138 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4190_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 i4192_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4186_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4188_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_142 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 i4182_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 i4184_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_144 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i4178_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4180_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x5501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4155_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 i4176_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i4157_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 i4149_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i89 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i88 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x5051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4356_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4151_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i96 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i97 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_SLICE_149 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 i4167_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \board_inst/i1_4_lut_adj_116 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i98 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i99 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 i4344_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 i4169_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i91 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i90 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_154 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \board_inst/snakePos_inst/i2_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40020 \board_inst/snakePos_inst/i2_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i43 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i42 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_156 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \board_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \board_inst/snakePos_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4351_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4354_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i94 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i95 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_159 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4254_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 i4256_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i40 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i41 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4347_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4349_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i92 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i93 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_165 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4340_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i4342_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i86 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i87 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 i4336_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 i4338_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i84 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i85 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x5051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i4332_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 i4334_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i82 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i83 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x00CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i4328_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 i4330_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i80 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i81 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_173 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4324_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 i4326_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i78 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i79 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x00AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i4320_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i4322_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i76 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i77 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x3031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x5501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i4316_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 i4318_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i74 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i75 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_179 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4312_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i4314_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i72 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i73 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_181 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 \board_inst/i1_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 i4310_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i70 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i71 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x5051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4304_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 i4306_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i68 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i69 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_185 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i4300_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 i4302_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i66 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i67 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_187 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4296_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4298_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i64 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i65 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_189 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4292_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 i4294_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i63 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_191 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4288_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4290_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i60 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i61 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_193 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4284_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4286_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i59 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4280_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 i4282_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i56 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i57 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_197 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4276_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 i4278_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i54 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i55 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_199 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4272_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4274_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i52 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i53 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_201 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4268_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4270_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_203 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i4264_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i4266_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i48 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_205 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 i4260_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 i4262_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i46 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i47 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x00AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_209 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \NES_inst.SLICE_209_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \NES_inst.SLICE_209_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_211 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 \NES_inst.SLICE_211_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \NES_inst.SLICE_211_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_213 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 \NES_inst.SLICE_213_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \NES_inst.SLICE_213_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_215 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40032 \NES_inst.SLICE_215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/output_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_216 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \display_inst/pattern_gen_initial/i11430_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_217 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40037 \display_inst/pattern_gen_initial/mod_7_i283_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \display_inst.pattern_gen_initial.i2919_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xCC36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_218 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40039 \display_inst/pattern_gen_initial/i6273_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \display_inst/pattern_gen_initial/i11429_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0D07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x8778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 i1_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \NES_inst/digital_7__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_221 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40043 \board_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \NES_inst/digital_7__I_0_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20045 \board_inst/button_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20045 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_222 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 i2_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \NES_inst/digital_7__I_0_i7_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_vga_init_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40046 \display_inst/pattern_gen_initial/i5_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \display_inst/vga_init/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40048 \display_inst/vga_init/i11087_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \display_inst.pattern_gen_initial.i6605_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40050 \display_inst/pattern_gen_initial/i2_4_lut_adj_180 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \display_inst/vga_init/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40052 \display_inst/pattern_gen_initial/i1_4_lut_adj_122 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40053 \display_inst/vga_init/i1_2_lut_3_lut_adj_239 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_230 ( input DI1, D1, C1, B1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40054 \display_inst/vga_init/i11654_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \display_inst/vga_init/i1361_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20045 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x03FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_231 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40056 \display_inst/pattern_gen_initial/i3_4_lut_adj_191 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40057 \display_inst/pattern_gen_initial/i2_4_lut_adj_147 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x004C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_232 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40058 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_233 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40059 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40060 \display_inst/pattern_gen_initial/i6384_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_234 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \display_inst.pattern_gen_initial.mod_4_i282_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x1E10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_235 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_236 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40065 \display_inst/pattern_gen_initial/i3_4_lut_adj_126 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40066 \display_inst/pattern_gen_initial/i6648_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_237 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40067 \display_inst/pattern_gen_initial/mod_7_i334_rep_106_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_238 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40068 \display_inst/pattern_gen_initial/i6524_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40069 \display_inst/pattern_gen_initial/i6522_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_240 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40070 \display_inst/pattern_gen_initial/i1_4_lut_adj_127 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40071 \display_inst/pattern_gen_initial/i6526_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_242 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \display_inst/pattern_gen_initial/i11399_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40073 \display_inst/pattern_gen_initial/i11420_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_244 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40074 \display_inst/pattern_gen_initial/i12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40075 \display_inst/pattern_gen_initial/i66_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_246 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40076 \display_inst/pattern_gen_initial/i1_4_lut_adj_157 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \display_inst/pattern_gen_initial/i6743_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_248 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40078 \display_inst/pattern_gen_initial/i1_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40079 \display_inst/pattern_gen_initial/i11057_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_250 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \display_inst/pattern_gen_initial/i2641_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \display_inst/pattern_gen_initial/i6646_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_252 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \display_inst/pattern_gen_initial/i2914_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \display_inst/pattern_gen_initial/i11431_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_253 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \display_inst/pattern_gen_initial/i6354_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_226 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x003F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_254 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_7_i335_rep_107_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_255 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \display_inst/pattern_gen_initial/i2_4_lut_adj_225 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_256 ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40090 \board_inst/i6137_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \board_inst/i11674_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20045 \board_inst/button_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x20F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x33FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_257 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \NES_inst/digital_7__I_0_i2_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \NES_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_258 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \board_inst/i11670_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \NES_inst/digital_7__I_0_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_260 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40094 \NES_inst/i4035_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \NES_inst/digital_7__I_0_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 LessThan_1211_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 LessThan_1211_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 LessThan_1211_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 LessThan_1211_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_266 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_1211_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 LessThan_1211_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 LessThan_1208_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 LessThan_1208_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x71F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_1211_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 LessThan_1211_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_272 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_1205_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 LessThan_1205_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x80EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 LessThan_1208_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 LessThan_1208_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 LessThan_1208_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 LessThan_1208_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_278 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 LessThan_1214_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 LessThan_1214_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x70F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 LessThan_1214_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 LessThan_1214_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 LessThan_1214_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 LessThan_1214_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_1208_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 LessThan_1208_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_286 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40104 LessThan_1214_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_287 ( input D0, C0, B0, A0, 
    output F0 );

  lut40106 \display_inst/pattern_gen_initial/i2_4_lut_adj_118 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 LessThan_1205_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 LessThan_1205_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_290 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 LessThan_1205_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 LessThan_1205_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_292 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_1205_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 LessThan_1205_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_294 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40107 \display_inst/vga_init/i11678_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 i1977_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_296 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40109 \display_inst/vga_init/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \display_inst/vga_init/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_297 ( input D0, C0, B0, A0, 
    output F0 );

  lut40111 \display_inst/pattern_gen_initial/i6714_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40112 \display_inst/vga_init/i11680_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40113 \display_inst.vga_init.i2_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_300 ( input D1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \display_inst/vga_init/i1_2_lut_adj_232 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \display_inst/vga_init/i1468_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_301 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40116 \display_inst/vga_init/i7312_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \display_inst/pattern_gen_initial/i6595_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x37EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40118 \display_inst/pattern_gen_initial/i3_4_lut_adj_183 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40119 \display_inst/vga_init/i3_4_lut_adj_229 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_303 ( input D0, C0, B0, A0, 
    output F0 );

  lut40120 \display_inst/pattern_gen_initial/i8_4_lut_adj_218 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_304 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40121 \display_inst/vga_init/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \display_inst/pattern_gen_initial/i1278_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40122 \display_inst/pattern_gen_initial/i4_4_lut_adj_182 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40123 \display_inst/vga_init/i1_4_lut_adj_230 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_307 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \display_inst/pattern_gen_initial/i2_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_224 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_308 ( input D0, C0, B0, A0, output F0 );

  lut40057 \display_inst/vga_init/i1_4_lut_adj_231 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_311 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40126 \display_inst/pattern_gen_initial/i2_4_lut_adj_136 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40127 \display_inst/pattern_gen_initial/i6632_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x0504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_312 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40128 \display_inst/vga_init/i1387_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \display_inst/vga_init/i1_2_lut_adj_233 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \display_inst/vga_init/i11419_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40130 \display_inst/vga_init/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_315 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40131 \display_inst.pattern_gen_initial.i6599_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \display_inst/pattern_gen_initial/i6239_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_316 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40133 \display_inst/vga_init/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \display_inst/vga_init/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_319 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40135 \display_inst/pattern_gen_initial/i1_4_lut_adj_133 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \display_inst/vga_init/i1_2_lut_adj_236 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x40E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40137 \display_inst/vga_init/i2_4_lut_adj_234 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x002A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_322 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40138 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40139 \display_inst/vga_init/i6626_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_324 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40140 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_153 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \display_inst/vga_init/i1_2_lut_adj_235 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_325 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40142 \display_inst/pattern_gen_initial/i1_4_lut_adj_222 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40143 \display_inst/pattern_gen_initial/i3_4_lut_adj_220 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40144 \display_inst/pattern_gen_initial/i11059_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40145 \display_inst/vga_init/i2_3_lut_4_lut_adj_237 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40146 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_158 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \display_inst/vga_init/i1_2_lut_3_lut_adj_238 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_331 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40147 \display_inst.pattern_gen_initial.i6706_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \display_inst/pattern_gen_initial/i6185_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_332 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40148 \display_inst/vga_init/i1405_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_228 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_334 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_335 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 \display_inst/pattern_gen_initial/i11093_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40151 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_336 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \display_inst/pattern_gen_initial/i11416_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40153 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_338 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_339 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40155 \display_inst/pattern_gen_initial/i1_4_lut_adj_128 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40156 \display_inst.pattern_gen_initial.i6561_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_341 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40157 \display_inst/pattern_gen_initial/mod_4_i312_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \display_inst/pattern_gen_initial/i11137_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x7D28") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_342 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40151 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_343 ( input D0, C0, B0, A0, 
    output F0 );

  lut40159 \display_inst/pattern_gen_initial/i4_4_lut_adj_130 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_344 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \display_inst.pattern_gen_initial.mod_4_i283_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x998A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_346 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40004 \display_inst/pattern_gen_initial/i1_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_348 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \display_inst/pattern_gen_initial/i1_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_352 ( input D0, C0, B0, A0, 
    output F0 );

  lut40163 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x80AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_354 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \display_inst/pattern_gen_initial/mod_4_i308_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \display_inst/pattern_gen_initial/i11138_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_356 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \display_inst/pattern_gen_initial/i11116_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xD050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_357 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 
    \display_inst/pattern_gen_initial/mod_7_i282_3_lut_4_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x444A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_359 ( input D0, C0, B0, A0, 
    output F0 );

  lut40169 \display_inst/pattern_gen_initial/i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_360 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40170 \display_inst/pattern_gen_initial/i1_4_lut_adj_121 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40171 \display_inst/pattern_gen_initial/i3_4_lut_adj_120 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0A6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_362 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \display_inst/pattern_gen_initial/i1_4_lut_adj_123 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40173 \display_inst/pattern_gen_initial/i2_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_364 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \display_inst/pattern_gen_initial/i3_4_lut_adj_124 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40175 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_227 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_366 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40176 \display_inst/pattern_gen_initial/i2_4_lut_adj_125 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40110 \display_inst/pattern_gen_initial/i1_2_lut_adj_131 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_368 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40177 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \display_inst/pattern_gen_initial/mod_7_i312_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_371 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \display_inst/pattern_gen_initial/i11414_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40179 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_374 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40180 \display_inst/pattern_gen_initial/i11395_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40181 \display_inst/pattern_gen_initial/i11101_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_376 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \display_inst/pattern_gen_initial/mod_7_i333_rep_111_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \display_inst/pattern_gen_initial/mod_7_i308_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_379 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40183 \display_inst/pattern_gen_initial/i46_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40184 \display_inst/pattern_gen_initial/i4_4_lut_adj_129 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xEFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_380 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40141 \display_inst/pattern_gen_initial/i11051_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_381 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40185 \display_inst/pattern_gen_initial/i11407_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40186 \display_inst/pattern_gen_initial/i11077_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_382 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40187 \display_inst/pattern_gen_initial/i11425_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40181 \display_inst/pattern_gen_initial/i11107_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_386 ( input D0, C0, B0, A0, 
    output F0 );

  lut40145 \display_inst/pattern_gen_initial/i11065_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_388 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40188 \display_inst/pattern_gen_initial/i11417_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40189 \display_inst/pattern_gen_initial/i37_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_390 ( input D0, C0, B0, A0, 
    output F0 );

  lut40190 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x020A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_394 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40041 \display_inst/pattern_gen_initial/i2904_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x3C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_396 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_151 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \display_inst/pattern_gen_initial/i1_4_lut_adj_132 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_397 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40194 \display_inst/pattern_gen_initial/i3_4_lut_adj_219 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40195 \display_inst/pattern_gen_initial/i1_4_lut_adj_214 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x3700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_398 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40196 \display_inst/pattern_gen_initial/i6741_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_134 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_400 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40198 \display_inst/pattern_gen_initial/i11423_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \display_inst/pattern_gen_initial/i6193_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_402 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40199 \display_inst.pattern_gen_initial.i2_4_lut_adj_154 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40200 \display_inst/pattern_gen_initial/i6747_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_404 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40201 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_135 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \display_inst/pattern_gen_initial/i6589_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_407 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40128 \display_inst/pattern_gen_initial/i6772_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40203 \display_inst/pattern_gen_initial/i6607_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_409 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40204 \display_inst/pattern_gen_initial/i2_4_lut_adj_181 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40205 \display_inst/pattern_gen_initial/i2_4_lut_adj_137 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_410 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40206 \display_inst/pattern_gen_initial/i1_4_lut_adj_139 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40207 \display_inst/pattern_gen_initial/i10999_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_411 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40208 \display_inst/pattern_gen_initial/i6636_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \display_inst/pattern_gen_initial/i3174_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_413 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40210 \display_inst/pattern_gen_initial/i7_4_lut_adj_212 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40211 \display_inst/pattern_gen_initial/i1_4_lut_adj_178 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_414 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40212 \display_inst/pattern_gen_initial/i30_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40202 \display_inst/pattern_gen_initial/i1319_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x767E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_416 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40213 \display_inst/pattern_gen_initial/i6753_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40141 \display_inst/pattern_gen_initial/i1_2_lut_adj_140 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_418 ( input D1, C1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40214 \display_inst/pattern_gen_initial/i1_2_lut_adj_148 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \display_inst/pattern_gen_initial/i1_2_lut_adj_141 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_419 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40215 \display_inst/pattern_gen_initial/i3_4_lut_adj_168 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40216 \display_inst/pattern_gen_initial/i1_4_lut_adj_142 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_420 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40217 \display_inst/pattern_gen_initial/i6786_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40218 \display_inst/pattern_gen_initial/i6751_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_422 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40219 \display_inst/pattern_gen_initial/i11047_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40220 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_143 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_423 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40221 \display_inst/pattern_gen_initial/i11131_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40141 \display_inst/pattern_gen_initial/i1_2_lut_adj_155 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_425 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_149 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \display_inst/pattern_gen_initial/i1_4_lut_adj_145 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x2A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_427 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40122 \display_inst/pattern_gen_initial/i11072_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40224 \display_inst/pattern_gen_initial/i1_4_lut_adj_152 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x4E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_429 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40225 \display_inst/pattern_gen_initial/i1_4_lut_adj_215 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 \display_inst/pattern_gen_initial/i3_4_lut_adj_211 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_430 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40204 \display_inst/pattern_gen_initial/i3_4_lut_adj_186 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40227 \display_inst/pattern_gen_initial/i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_431 ( input D0, C0, B0, A0, 
    output F0 );

  lut40228 \display_inst/pattern_gen_initial/i2_4_lut_adj_213 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_432 ( input D1, C1, B1, A1, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40229 \display_inst.pattern_gen_initial.i11408_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40230 \display_inst/pattern_gen_initial/equal_19_i12_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_436 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i1_4_lut_adj_159 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40232 \display_inst/pattern_gen_initial/i1_4_lut_adj_156 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x1504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_437 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40233 \display_inst/pattern_gen_initial/i4_4_lut_adj_195 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40211 \display_inst/pattern_gen_initial/i1_4_lut_adj_210 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_439 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40234 \display_inst/pattern_gen_initial/i8_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40235 \display_inst/pattern_gen_initial/i5_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_440 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40210 \display_inst/pattern_gen_initial/i7_4_lut_adj_198 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40236 \display_inst/pattern_gen_initial/i1_4_lut_adj_160 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_442 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40210 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \display_inst/pattern_gen_initial/i1_4_lut_adj_162 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_444 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40225 \display_inst/pattern_gen_initial/i1_4_lut_adj_200 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40211 \display_inst/pattern_gen_initial/i3_4_lut_adj_164 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_446 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40210 \display_inst/pattern_gen_initial/i7_4_lut_adj_169 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40238 \display_inst/pattern_gen_initial/i1_4_lut_adj_166 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_449 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40239 \display_inst/pattern_gen_initial/i1_4_lut_adj_201 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40240 \display_inst/pattern_gen_initial/i2_4_lut_adj_170 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_450 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40241 \display_inst/pattern_gen_initial/i7_4_lut_adj_174 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40228 \display_inst/pattern_gen_initial/i1_4_lut_adj_171 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_452 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40242 \display_inst/pattern_gen_initial/i1_4_lut_adj_202 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40228 \display_inst/pattern_gen_initial/i3_4_lut_adj_173 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_454 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40241 \display_inst/pattern_gen_initial/i7_4_lut_adj_205 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40243 \display_inst/pattern_gen_initial/i1_4_lut_adj_176 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_457 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40234 \display_inst/pattern_gen_initial/i9_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40244 \display_inst/pattern_gen_initial/i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_460 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40241 \display_inst/pattern_gen_initial/i7_4_lut_adj_187 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 \display_inst/pattern_gen_initial/i1_4_lut_adj_184 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_463 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40234 \display_inst/pattern_gen_initial/i9_4_lut_adj_221 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40245 \display_inst/pattern_gen_initial/i1_4_lut_adj_216 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_464 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40210 \display_inst/pattern_gen_initial/i7_4_lut_adj_192 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40238 \display_inst/pattern_gen_initial/i1_4_lut_adj_189 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_467 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40239 \display_inst/pattern_gen_initial/i1_4_lut_adj_217 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40228 \display_inst/pattern_gen_initial/i2_4_lut_adj_193 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_468 ( input D0, C0, B0, A0, 
    output F0 );

  lut40246 \display_inst/pattern_gen_initial/i3_4_lut_adj_194 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_470 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40225 \display_inst/pattern_gen_initial/i1_4_lut_adj_203 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 \display_inst/pattern_gen_initial/i3_4_lut_adj_197 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_472 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40225 \display_inst/pattern_gen_initial/i1_4_lut_adj_207 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40247 \display_inst/pattern_gen_initial/i3_4_lut_adj_204 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_474 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \display_inst/pattern_gen_initial/i11044_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \display_inst/pattern_gen_initial/i2_4_lut_adj_209 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_476 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40249 \display_inst/pattern_gen_initial/i11129_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40250 \display_inst/pattern_gen_initial/i11040_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_478 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40044 \NES_inst/digital_7__I_0_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_480 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \NES_inst/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \NES_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 \NES_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \NES_inst/i11666_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40255 \NES_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \NES_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_485 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40256 \NES_inst/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \NES_inst/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_486 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40132 \NES_inst/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_vga_init_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40258 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_150 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40259 \display_inst/vga_init/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_490 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40260 \display_inst.pattern_gen_initial.i11428_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40261 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_138 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x5F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x1500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_492 ( input D0, C0, B0, A0, output F0 );

  lut40262 \board_inst/snakePos_inst/equal_97_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40263 \board_inst/snakePos_inst/equal_130_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \board_inst/snakePos_inst/equal_63_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40265 \board_inst/snakePos_inst/equal_72_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \board_inst/snakePos_inst/equal_122_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40267 \board_inst/snakePos_inst/equal_89_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \board_inst/snakePos_inst/equal_54_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40269 \board_inst/snakePos_inst/equal_105_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \board_inst/snakePos_inst/equal_113_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40271 \board_inst/snakePos_inst/equal_82_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \board_inst/snakePos_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40273 \board_inst/snakePos_inst/equal_138_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \board_inst/snakePos_inst/equal_76_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_504 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40275 \display_inst/vga_init/i11657_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40276 \display_inst/vga_init/i6563_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20045 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x1333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40258 \display_inst/vga_init/i1_3_lut_4_lut_adj_240 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40277 \display_inst/vga_init/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_509 ( input D1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40278 \display_inst/pattern_gen_initial/i1_2_lut_adj_119 ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \display_inst/pattern_gen_initial/i1421_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_510 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40280 \board_inst/snakePos_inst/equal_62_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \board_inst/snakePos_inst/equal_55_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_512 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40282 \board_inst/snakePos_inst/equal_45_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40283 \board_inst/snakePos_inst/equal_56_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_514 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40284 \board_inst/snakePos_inst/equal_59_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \board_inst/snakePos_inst/equal_50_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_516 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40286 \board_inst/snakePos_inst/equal_76_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \board_inst/snakePos_inst/i6620_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_520 ( input D0, C0, B0, A0, 
    output F0 );

  lut40125 \display_inst/pattern_gen_initial/i6_4_lut_adj_208 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_521 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40287 \display_inst/pattern_gen_initial/i2_4_lut_adj_206 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40236 \display_inst/pattern_gen_initial/i2_4_lut_adj_199 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_522 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40132 \display_inst/pattern_gen_initial/i6554_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_527 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_536 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40108 \display_inst/pattern_gen_initial/i1_2_lut_adj_223 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_537 ( input DI1, D1, C1, B1, A1, 
    D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40288 \display_inst/vga_init/i11651_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40289 \display_inst/pattern_gen_initial/i1_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0103") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_538 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40056 \display_inst/pattern_gen_initial/i2_4_lut_adj_175 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40243 \display_inst/pattern_gen_initial/i2_4_lut_adj_188 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_542 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40056 \display_inst/pattern_gen_initial/i2_4_lut_adj_165 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40243 \display_inst/pattern_gen_initial/i2_4_lut_adj_196 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_545 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40118 \display_inst/pattern_gen_initial/i4_4_lut_adj_185 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40228 \display_inst/pattern_gen_initial/i4_4_lut_adj_190 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_547 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40118 \display_inst/pattern_gen_initial/i4_4_lut_adj_177 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40290 \display_inst/pattern_gen_initial/i4_4_lut_adj_179 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_549 ( input D1, C1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40291 \display_inst/pattern_gen_initial/i1_2_lut_adj_144 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_146 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_551 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40122 \display_inst/pattern_gen_initial/i4_4_lut_adj_167 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40228 \display_inst/pattern_gen_initial/i4_4_lut_adj_172 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_553 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40287 \display_inst/pattern_gen_initial/i4_4_lut_adj_161 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40211 \display_inst/pattern_gen_initial/i4_4_lut_adj_163 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_555 ( input D1, C1, B1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40293 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_4_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \display_inst/pattern_gen_initial/i6213_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_558 ( output F0 );
  wire   GNDI;

  lut40294 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_559 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40295 i4358_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_563 ( input D0, C0, B0, A0, 
    output F0 );

  lut40296 \display_inst/pattern_gen_initial/i11400_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_567 ( input DI1, D1, D0, C0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40297 \board_inst/i2030_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \board_inst/i3210_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20045 \board_inst/button_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_568 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40299 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \NES_inst/digital_7__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/button_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_569 ( output F0 );
  wire   GNDI;

  lut40300 i12523( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module display_inst_pattern_gen_initial_mult_8 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_8 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module display_inst_pattern_gen_initial_mult_7 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_7 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_output_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule
