Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 27 15:26:36 2023
| Host         : DESKTOP-T0RQS2O running 64-bit major release  (build 9200)
| Command      : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
| Design       : board_top
| Device       : xcku11p-ffve1517-1-i
| Speed File   : -1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 25495 |     0 |          0 |    298560 |  8.54 |
|   LUT as Logic             | 25457 |     0 |          0 |    298560 |  8.53 |
|   LUT as Memory            |    38 |     0 |          0 |    148320 |  0.03 |
|     LUT as Distributed RAM |    32 |     0 |            |           |       |
|     LUT as Shift Register  |     6 |     0 |            |           |       |
| CLB Registers              | 22464 |     0 |          0 |    597120 |  3.76 |
|   Register as Flip Flop    | 22464 |     0 |          0 |    597120 |  3.76 |
|   Register as Latch        |     0 |     0 |          0 |    597120 |  0.00 |
| CARRY8                     |   420 |     0 |          0 |     37320 |  1.13 |
| F7 Muxes                   |   386 |     0 |          0 |    149280 |  0.26 |
| F8 Muxes                   |   164 |     0 |          0 |     74640 |  0.22 |
| F9 Muxes                   |     0 |     0 |          0 |     37320 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1180  |          Yes |           - |          Set |
| 18924 |          Yes |           - |        Reset |
| 77    |          Yes |         Set |            - |
| 2283  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1200 |  0.00 |
| URAM           |    0 |     0 |          0 |        80 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2928 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   32 |     0 |          0 |       512 |  6.25 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |          0 |       688 |  1.02 |
|   BUFGCE             |    7 |     0 |          0 |       208 |  3.37 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+-------------+-------+---------------------+
|   Ref Name  |  Used | Functional Category |
+-------------+-------+---------------------+
| FDCE        | 18924 |            Register |
| LUT2        |  8551 |                 CLB |
| LUT6        |  6124 |                 CLB |
| LUT5        |  4669 |                 CLB |
| LUT3        |  3945 |                 CLB |
| LUT1        |  3355 |                 CLB |
| LUT4        |  3012 |                 CLB |
| FDRE        |  2283 |            Register |
| FDPE        |  1180 |            Register |
| CARRY8      |   420 |                 CLB |
| MUXF7       |   386 |                 CLB |
| MUXF8       |   164 |                 CLB |
| FDSE        |    77 |            Register |
| RAMD32      |    56 |                 CLB |
| OBUF        |    25 |                 I/O |
| RAMS32      |     8 |                 CLB |
| INBUF       |     7 |                 I/O |
| IBUFCTRL    |     7 |              Others |
| BUFGCE      |     7 |               Clock |
| SRL16E      |     6 |                 CLB |
| INV         |     2 |                 CLB |
| IBUFDS_GTE4 |     2 |                 I/O |
+-------------+-------+---------------------+


9. Black Boxes
--------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| rx_fifo                        |   64 |
| vx1_vio_0                      |    1 |
| vx1_vid_ila                    |    1 |
| vx1_phy                        |    1 |
| clk_wiz_0                      |    1 |
| CPU_block_xbar_0               |    1 |
| CPU_block_rst_clk_wiz_1_100M_0 |    1 |
| CPU_block_microblaze_0_2       |    1 |
| CPU_block_mdm_1_1              |    1 |
| CPU_block_lmb_bram_1           |    1 |
| CPU_block_ilmb_v10_1           |    1 |
| CPU_block_ilmb_bram_if_cntlr_1 |    1 |
| CPU_block_dlmb_v10_1           |    1 |
| CPU_block_dlmb_bram_if_cntlr_1 |    1 |
| CPU_block_clk_wiz_1_1          |    1 |
| CPU_block_clk_wiz_0_0          |    1 |
| CPU_block_axi_uartlite_0_0     |    1 |
| CPU_block_axi_intc_0_0         |    1 |
| CPU_block_axi_amm_bridge_0_0   |    1 |
+--------------------------------+------+


10. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| VbyOne_TX |   32 |
| VbyOne_RX |   32 |
+-----------+------+


