{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540008245141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540008245147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 00:04:04 2018 " "Processing started: Sat Oct 20 00:04:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540008245147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540008245147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_part2 -c lab5_part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_part2 -c lab5_part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540008245147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540008246129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540008246129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q lab5_part2.v(39) " "Verilog HDL Declaration information at lab5_part2.v(39): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540008258410 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux lab5_part2.v " "Entity \"mux\" obtained from \"lab5_part2.v\" instead of from Quartus Prime megafunction library" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 71 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1540008258413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_part2.v 6 6 " "Found 6 design units, including 6 entities, in source file lab5_part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_part2 " "Found entity 1: lab5_part2" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540008258413 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540008258413 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDivider " "Found entity 3: RateDivider" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540008258413 ""} { "Info" "ISGN_ENTITY_NAME" "4 DisplayCounter " "Found entity 4: DisplayCounter" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540008258413 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540008258413 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex " "Found entity 6: hex" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540008258413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540008258413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_part2 " "Elaborating entity \"lab5_part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540008258456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c0 " "Elaborating entity \"counter\" for hierarchy \"counter:c0\"" {  } { { "lab5_part2.v" "c0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540008258476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux counter:c0\|mux:m0 " "Elaborating entity \"mux\" for hierarchy \"counter:c0\|mux:m0\"" {  } { { "lab5_part2.v" "m0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540008258488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider counter:c0\|RateDivider:r0 " "Elaborating entity \"RateDivider\" for hierarchy \"counter:c0\|RateDivider:r0\"" {  } { { "lab5_part2.v" "r0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540008258504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab5_part2.v(47) " "Verilog HDL assignment warning at lab5_part2.v(47): truncated value with size 32 to match size of target (26)" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540008258504 "|lab5_part2|counter:c0|RateDivider:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab5_part2.v(50) " "Verilog HDL assignment warning at lab5_part2.v(50): truncated value with size 32 to match size of target (1)" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540008258504 "|lab5_part2|counter:c0|RateDivider:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter counter:c0\|DisplayCounter:d0 " "Elaborating entity \"DisplayCounter\" for hierarchy \"counter:c0\|DisplayCounter:d0\"" {  } { { "lab5_part2.v" "d0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540008258522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5_part2.v(61) " "Verilog HDL assignment warning at lab5_part2.v(61): truncated value with size 32 to match size of target (4)" {  } { { "lab5_part2.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540008258522 "|lab5_part2|counter:c0|DisplayCounter:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex counter:c0\|DisplayCounter:d0\|hex:h0 " "Elaborating entity \"hex\" for hierarchy \"counter:c0\|DisplayCounter:d0\|hex:h0\"" {  } { { "lab5_part2.v" "h0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/lab5_part2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540008258539 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540008259053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540008259210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/output_files/lab5_part2.map.smsg " "Generated suppressed messages file C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part2/output_files/lab5_part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540008259466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540008259696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540008259696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540008259795 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540008259795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540008259795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540008259795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540008259829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 00:04:19 2018 " "Processing ended: Sat Oct 20 00:04:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540008259829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540008259829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540008259829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540008259829 ""}
