Analysis & Synthesis report for DE2_115
Tue Apr 26 00:17:28 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|state_r
 10. State Machine - |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|state_r
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for unsaved:my_qsys|unsaved_altpll_0:altpll_0
 18. Source assignments for unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_stdsync_sv6:stdsync2|unsaved_altpll_0_dffpipe_l2c:dffpipe3
 19. Source assignments for unsaved:my_qsys|unsaved_uart_0:uart_0
 20. Source assignments for unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Parameter Settings for User Entity Instance: unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core
 26. Parameter Settings for User Entity Instance: unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 27. Parameter Settings for User Entity Instance: unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator
 28. Parameter Settings for User Entity Instance: unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 29. Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller
 30. Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller_001
 33. Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Port Connectivity Checks: "unsaved:my_qsys|altera_reset_controller:rst_controller_001"
 36. Port Connectivity Checks: "unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 37. Port Connectivity Checks: "unsaved:my_qsys|altera_reset_controller:rst_controller"
 38. Port Connectivity Checks: "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
 39. Port Connectivity Checks: "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator"
 40. Port Connectivity Checks: "unsaved:my_qsys|unsaved_uart_0:uart_0"
 41. Port Connectivity Checks: "unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core"
 42. Port Connectivity Checks: "unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_altpll_s342:sd1"
 43. Port Connectivity Checks: "unsaved:my_qsys|unsaved_altpll_0:altpll_0"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 26 00:17:28 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; DE2_115                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,700                                           ;
;     Total combinational functions  ; 5,379                                           ;
;     Dedicated logic registers      ; 2,967                                           ;
; Total registers                    ; 2967                                            ;
; Total pins                         ; 480                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; qsys/unsaved/synthesis/unsaved.v                                     ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v                                     ; unsaved ;
; qsys/unsaved/synthesis/submodules/altera_reset_controller.v          ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_reset_controller.v          ; unsaved ;
; qsys/unsaved/synthesis/submodules/altera_reset_synchronizer.v        ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_reset_synchronizer.v        ; unsaved ;
; qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v        ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v        ; unsaved ;
; qsys/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv  ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv  ; unsaved ;
; qsys/unsaved/synthesis/submodules/altera_merlin_master_translator.sv ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_merlin_master_translator.sv ; unsaved ;
; qsys/unsaved/synthesis/submodules/unsaved_uart_0.v                   ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v                   ; unsaved ;
; qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv                   ; unsaved ;
; qsys/unsaved/synthesis/submodules/Rsa256Core.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Core.sv                      ; unsaved ;
; qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v                 ; yes             ; User Verilog HDL File        ; /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v                 ; unsaved ;
; DE2_115/DE2_115.sv                                                   ; yes             ; User SystemVerilog HDL File  ; /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv                                                   ;         ;
; altera_std_synchronizer.v                                            ; yes             ; Megafunction                 ; /home/jfj/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v           ;         ;
+----------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,700                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 5379                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 642                                                                                         ;
;     -- 3 input functions                    ; 3606                                                                                        ;
;     -- <=2 input functions                  ; 1131                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 2770                                                                                        ;
;     -- arithmetic mode                      ; 2609                                                                                        ;
;                                             ;                                                                                             ;
; Total registers                             ; 2967                                                                                        ;
;     -- Dedicated logic registers            ; 2967                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 480                                                                                         ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_altpll_s342:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2968                                                                                        ;
; Total fan-out                               ; 28035                                                                                       ;
; Average fan-out                             ; 2.97                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                            ; 5379 (1)          ; 2967 (0)     ; 0           ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115                                                                                                                                      ; work         ;
;    |unsaved:my_qsys|                                                                ; 5378 (0)          ; 2967 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys                                                                                                                      ; unsaved      ;
;       |Rsa256Wrapper:new_component_0|                                               ; 5273 (316)        ; 2863 (1035)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0                                                                                        ; unsaved      ;
;          |Rsa256Core:rsa256_core|                                                   ; 4957 (4957)       ; 1828 (1828)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core                                                                 ; unsaved      ;
;       |altera_reset_controller:rst_controller_001|                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|altera_reset_controller:rst_controller_001                                                                           ; unsaved      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                ; unsaved      ;
;       |unsaved_altpll_0:altpll_0|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_altpll_0:altpll_0                                                                                            ; unsaved      ;
;          |unsaved_altpll_0_altpll_s342:sd1|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_altpll_s342:sd1                                                           ; unsaved      ;
;       |unsaved_mm_interconnect_0:mm_interconnect_0|                                 ; 7 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0                                                                          ; unsaved      ;
;          |altera_merlin_master_translator:new_component_0_avalon_master_translator| ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator ; unsaved      ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                      ; 5 (5)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                      ; unsaved      ;
;       |unsaved_uart_0:uart_0|                                                       ; 98 (0)            ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0                                                                                                ; unsaved      ;
;          |unsaved_uart_0_regs:the_unsaved_uart_0_regs|                              ; 19 (19)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_regs:the_unsaved_uart_0_regs                                                    ; unsaved      ;
;          |unsaved_uart_0_rx:the_unsaved_uart_0_rx|                                  ; 44 (44)           ; 37 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx                                                        ; unsaved      ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer    ; work         ;
;          |unsaved_uart_0_tx:the_unsaved_uart_0_tx|                                  ; 35 (35)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx                                                        ; unsaved      ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                               ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                            ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys                                                                                                                      ; qsys/unsaved.qsys ;
; Altera ; altpll                          ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|unsaved_altpll_0:altpll_0                                                                                            ; qsys/unsaved.qsys ;
; Altera ; altera_mm_interconnect          ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0                                                                          ; qsys/unsaved.qsys ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator ; qsys/unsaved.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                      ; qsys/unsaved.qsys ;
; Altera ; altera_reset_controller         ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|altera_reset_controller:rst_controller                                                                               ; qsys/unsaved.qsys ;
; Altera ; altera_reset_controller         ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|altera_reset_controller:rst_controller_001                                                                           ; qsys/unsaved.qsys ;
; Altera ; altera_avalon_uart              ; 15.1    ; N/A          ; N/A          ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0                                                                                                ; qsys/unsaved.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|state_r                                                                                                ;
+----------------------------+----------------------------+-------------------+---------------------+--------------------------+--------------------+---------------------------+
; Name                       ; state_r.S_GET_WRITE_STATUS ; state_r.S_GET_KEY ; state_r.S_SEND_DATA ; state_r.S_WAIT_CALCULATE ; state_r.S_GET_DATA ; state_r.S_GET_READ_STATUS ;
+----------------------------+----------------------------+-------------------+---------------------+--------------------------+--------------------+---------------------------+
; state_r.S_GET_READ_STATUS  ; 0                          ; 0                 ; 0                   ; 0                        ; 0                  ; 0                         ;
; state_r.S_GET_DATA         ; 0                          ; 0                 ; 0                   ; 0                        ; 1                  ; 1                         ;
; state_r.S_WAIT_CALCULATE   ; 0                          ; 0                 ; 0                   ; 1                        ; 0                  ; 1                         ;
; state_r.S_SEND_DATA        ; 0                          ; 0                 ; 1                   ; 0                        ; 0                  ; 1                         ;
; state_r.S_GET_KEY          ; 0                          ; 1                 ; 0                   ; 0                        ; 0                  ; 1                         ;
; state_r.S_GET_WRITE_STATUS ; 1                          ; 0                 ; 0                   ; 0                        ; 0                  ; 1                         ;
+----------------------------+----------------------------+-------------------+---------------------+--------------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|state_r ;
+-----------------+------------+-------------+-----------------+----------------------------------------+
; Name            ; state_r.MA ; state_r.INC ; state_r.PREPROP ; state_r.RESET                          ;
+-----------------+------------+-------------+-----------------+----------------------------------------+
; state_r.RESET   ; 0          ; 0           ; 0               ; 0                                      ;
; state_r.PREPROP ; 0          ; 0           ; 1               ; 1                                      ;
; state_r.INC     ; 0          ; 1           ; 0               ; 1                                      ;
; state_r.MA      ; 1          ; 0           ; 0               ; 1                                      ;
+-----------------+------------+-------------+-----------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; yes                                                              ; yes                                        ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre          ; Stuck at GND due to stuck port data_in                                                                           ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_regs:the_unsaved_uart_0_regs|control_reg[9]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|avm_address_r[4]                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; unsaved:my_qsys|unsaved_altpll_0:altpll_0|prev_reset                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                                                                                                      ;
; unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                                                                                      ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|delayed_unxsync_rxdxx2                                       ; Merged with unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|delayed_unxsync_rxdxx1 ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|V_i_r[258]                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|V_T_r[258]                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|state_r~4                                                                                    ; Lost fanout                                                                                                      ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|state_r~5                                                                                    ; Lost fanout                                                                                                      ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|state_r~6                                                                                    ; Lost fanout                                                                                                      ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|state_r~2                                                             ; Lost fanout                                                                                                      ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|state_r~3                                                             ; Lost fanout                                                                                                      ;
; Total Number of Removed Registers = 15                                                                                                     ;                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; unsaved:my_qsys|unsaved_altpll_0:altpll_0|prev_reset                                                                              ; Stuck at GND              ; unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                                                                                                   ; due to stuck port data_in ; unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                                                                                                   ;                           ; unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                                                                                                   ;                           ; unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|V_i_r[258],                                                           ;
;                                                                                                                                   ;                           ; unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|V_T_r[258]                                                            ;
; unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre ; Stuck at GND              ; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_regs:the_unsaved_uart_0_regs|control_reg[9]                                           ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2967  ;
; Number of registers using Synchronous Clear  ; 784   ;
; Number of registers using Synchronous Load   ; 524   ;
; Number of registers using Asynchronous Clear ; 1139  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2881  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx|txd                                                             ; 1       ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx|pre_txd                                                         ; 2       ;
; unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1140    ;
; unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx|tx_ready                                                        ; 5       ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|avm_address_r[3]                                                                                ; 21      ;
; unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override    ; 3       ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|avm_read_r                                                                                      ; 15      ;
; unsaved:my_qsys|Rsa256Wrapper:new_component_0|read_ne_r                                                                                       ; 3       ;
; unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx|tx_shift_empty                                                  ; 1       ;
; Total number of inverted registers = 11                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|ME_counter_r[7]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|dec_r[5]                                                                                       ;
; 5:1                ; 240 bits  ; 720 LEs       ; 240 LEs              ; 480 LEs                ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|dec_r[153]                                                                                     ;
; 6:1                ; 259 bits  ; 1036 LEs      ; 518 LEs              ; 518 LEs                ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|T_r[175]                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|preprop_T_r[258]                                                        ;
; 6:1                ; 255 bits  ; 1020 LEs      ; 510 LEs              ; 510 LEs                ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|preprop_T_r[90]                                                         ;
; 7:1                ; 258 bits  ; 1032 LEs      ; 258 LEs              ; 774 LEs                ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|V_i_r[52]                                                               ;
; 7:1                ; 258 bits  ; 1032 LEs      ; 258 LEs              ; 774 LEs                ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|V_T_r[17]                                                               ;
; 7:1                ; 259 bits  ; 1036 LEs      ; 518 LEs              ; 518 LEs                ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|S_r[59]                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|MA_counter_r[7]                                                         ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|bytes_counter_r[0]                                                                             ;
; 259:1              ; 2 bits    ; 344 LEs       ; 344 LEs              ; 0 LEs                  ; No         ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core|Mux1                                                                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Selector9                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |DE2_115|unsaved:my_qsys|Rsa256Wrapper:new_component_0|Selector4                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|unsaved_altpll_0:altpll_0 ;
+----------------+-------+------+----------------------------------+
; Assignment     ; Value ; From ; To                               ;
+----------------+-------+------+----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                       ;
+----------------+-------+------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_stdsync_sv6:stdsync2|unsaved_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|unsaved_uart_0:uart_0 ;
+-----------------------------+-------+------+-----------------+
; Assignment                  ; Value ; From ; To              ;
+-----------------------------+-------+------+-----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -               ;
+-----------------------------+-------+------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; RESET          ; 00    ; Unsigned Binary                                                                          ;
; PREPROP        ; 01    ; Unsigned Binary                                                                          ;
; INC            ; 10    ; Unsigned Binary                                                                          ;
; MA             ; 11    ; Unsigned Binary                                                                          ;
; C              ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 5     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 5     ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 5     ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|unsaved_uart_0:uart_0" ;
+---------------+--------+----------+-------------------------------+
; Port          ; Type   ; Severity ; Details                       ;
+---------------+--------+----------+-------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected        ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected        ;
; irq           ; Output ; Info     ; Explicitly unconnected        ;
+---------------+--------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core"                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_a_pow_e[255..248] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_altpll_s342:sd1"              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:my_qsys|unsaved_altpll_0:altpll_0" ;
+-----------+--------+----------+---------------------------------------+
; Port      ; Type   ; Severity ; Details                               ;
+-----------+--------+----------+---------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                ;
; write     ; Input  ; Info     ; Explicitly unconnected                ;
; address   ; Input  ; Info     ; Explicitly unconnected                ;
; readdata  ; Output ; Info     ; Explicitly unconnected                ;
; writedata ; Input  ; Info     ; Explicitly unconnected                ;
; areset    ; Input  ; Info     ; Explicitly unconnected                ;
; locked    ; Output ; Info     ; Explicitly unconnected                ;
; phasedone ; Output ; Info     ; Explicitly unconnected                ;
+-----------+--------+----------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 2967                        ;
;     CLR               ; 70                          ;
;     CLR SLD           ; 9                           ;
;     ENA               ; 524                         ;
;     ENA CLR           ; 1060                        ;
;     ENA SCLR          ; 782                         ;
;     ENA SLD           ; 515                         ;
;     SCLR              ; 2                           ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 5380                        ;
;     arith             ; 2609                        ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 2559                        ;
;     normal            ; 2771                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 1070                        ;
;         3 data inputs ; 1047                        ;
;         4 data inputs ; 642                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 39.80                       ;
; Average LUT depth     ; 22.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Apr 26 00:16:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c DE2_115
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/unsaved.v
    Info (12023): Found entity 1: unsaved File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v
    Info (12023): Found entity 1: unsaved_mm_interconnect_0 File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file qsys/unsaved/synthesis/submodules/unsaved_uart_0.v
    Info (12023): Found entity 1: unsaved_uart_0_tx File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 21
    Info (12023): Found entity 2: unsaved_uart_0_rx_stimulus_source File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 193
    Info (12023): Found entity 3: unsaved_uart_0_rx File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 286
    Info (12023): Found entity 4: unsaved_uart_0_regs File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 544
    Info (12023): Found entity 5: unsaved_uart_0 File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 789
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv
    Info (12023): Found entity 1: Rsa256Wrapper File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/unsaved/synthesis/submodules/Rsa256Core.sv
    Info (12023): Found entity 1: Rsa256Core File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Core.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v
    Info (12023): Found entity 1: unsaved_altpll_0_dffpipe_l2c File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 38
    Info (12023): Found entity 2: unsaved_altpll_0_stdsync_sv6 File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 99
    Info (12023): Found entity 3: unsaved_altpll_0_altpll_s342 File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 131
    Info (12023): Found entity 4: unsaved_altpll_0 File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115/DE2_115.sv
    Info (12023): Found entity 1: DE2_115 File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 1
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115.sv(8) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
Warning (10034): Output port "HEX0" at DE2_115.sv(12) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
Warning (10034): Output port "HEX1" at DE2_115.sv(13) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
Warning (10034): Output port "HEX2" at DE2_115.sv(14) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
Warning (10034): Output port "HEX3" at DE2_115.sv(15) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
Warning (10034): Output port "HEX4" at DE2_115.sv(16) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
Warning (10034): Output port "HEX5" at DE2_115.sv(17) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
Warning (10034): Output port "HEX6" at DE2_115.sv(18) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
Warning (10034): Output port "HEX7" at DE2_115.sv(19) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 68
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 84
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 94
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 102
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 108
Warning (10034): Output port "SRAM_ADDR" at DE2_115.sv(111) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 7
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 20
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 22
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 23
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 24
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 25
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 26
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 34
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 39
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 40
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 42
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 44
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 45
Warning (10034): Output port "AUD_DACDAT" at DE2_115.sv(49) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 49
Warning (10034): Output port "AUD_XCK" at DE2_115.sv(51) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 51
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 52
Warning (10034): Output port "I2C_SCLK" at DE2_115.sv(54) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 54
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 56
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 58
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 60
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 69
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 70
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 72
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 74
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 76
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 85
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 86
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 91
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 95
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 96
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 97
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 103
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 104
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 105
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 106
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 110
Warning (10034): Output port "SRAM_CE_N" at DE2_115.sv(112) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 112
Warning (10034): Output port "SRAM_LB_N" at DE2_115.sv(114) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 114
Warning (10034): Output port "SRAM_OE_N" at DE2_115.sv(115) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 115
Warning (10034): Output port "SRAM_UB_N" at DE2_115.sv(116) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 116
Warning (10034): Output port "SRAM_WE_N" at DE2_115.sv(117) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 117
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 119
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 121
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 122
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 124
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 125
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 130
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 131
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 132
Info (12128): Elaborating entity "unsaved" for hierarchy "unsaved:my_qsys" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 163
Info (12128): Elaborating entity "unsaved_altpll_0" for hierarchy "unsaved:my_qsys|unsaved_altpll_0:altpll_0" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v Line: 52
Info (12128): Elaborating entity "unsaved_altpll_0_stdsync_sv6" for hierarchy "unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_stdsync_sv6:stdsync2" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 259
Info (12128): Elaborating entity "unsaved_altpll_0_dffpipe_l2c" for hierarchy "unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_stdsync_sv6:stdsync2|unsaved_altpll_0_dffpipe_l2c:dffpipe3" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 117
Info (12128): Elaborating entity "unsaved_altpll_0_altpll_s342" for hierarchy "unsaved:my_qsys|unsaved_altpll_0:altpll_0|unsaved_altpll_0_altpll_s342:sd1" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_altpll_0.v Line: 265
Info (12128): Elaborating entity "Rsa256Wrapper" for hierarchy "unsaved:my_qsys|Rsa256Wrapper:new_component_0" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v Line: 73
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(118): truncated value with size 32 to match size of target (7) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv Line: 118
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(141): truncated value with size 32 to match size of target (7) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv Line: 141
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(169): truncated value with size 32 to match size of target (7) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv Line: 169
Warning (10230): Verilog HDL assignment warning at Rsa256Wrapper.sv(187): truncated value with size 32 to match size of target (5) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv Line: 187
Info (12128): Elaborating entity "Rsa256Core" for hierarchy "unsaved:my_qsys|Rsa256Wrapper:new_component_0|Rsa256Core:rsa256_core" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Wrapper.sv Line: 49
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(75): truncated value with size 32 to match size of target (9) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Core.sv Line: 75
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(95): truncated value with size 32 to match size of target (9) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Core.sv Line: 95
Warning (10230): Verilog HDL assignment warning at Rsa256Core.sv(118): truncated value with size 32 to match size of target (9) File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/Rsa256Core.sv Line: 118
Info (12128): Elaborating entity "unsaved_uart_0" for hierarchy "unsaved:my_qsys|unsaved_uart_0:uart_0" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v Line: 90
Info (12128): Elaborating entity "unsaved_uart_0_tx" for hierarchy "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_tx:the_unsaved_uart_0_tx" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 862
Info (12128): Elaborating entity "unsaved_uart_0_rx" for hierarchy "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 880
Info (12128): Elaborating entity "unsaved_uart_0_rx_stimulus_source" for hierarchy "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|unsaved_uart_0_rx_stimulus_source:the_unsaved_uart_0_rx_stimulus_source" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 363
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 371
Info (12130): Elaborated megafunction instantiation "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 371
Info (12133): Instantiated megafunction "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_rx:the_unsaved_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 371
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "unsaved_uart_0_regs" for hierarchy "unsaved:my_qsys|unsaved_uart_0:uart_0|unsaved_uart_0_regs:the_unsaved_uart_0_regs" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 911
Info (12128): Elaborating entity "unsaved_mm_interconnect_0" for hierarchy "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v Line: 108
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:new_component_0_avalon_master_translator" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 97
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:my_qsys|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 161
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "unsaved:my_qsys|altera_reset_controller:rst_controller" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/unsaved.v Line: 171
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "unsaved:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 30
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 31
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 32
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 33
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 35
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 50
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 53
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 55
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 137
Info (13000): Registers with preset signals will power-up high File: /home/jfj/DCLab/Lab2/qsys/unsaved/synthesis/submodules/unsaved_uart_0.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 7
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 9
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 19
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 20
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 22
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 23
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 24
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 25
    Warning (13410): Pin "UART_CTS" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 26
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 34
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 39
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 42
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 44
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 45
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 51
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 52
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 54
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 56
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 58
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 60
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 69
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 70
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 72
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 74
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 76
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 85
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 86
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 91
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 95
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 96
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 97
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 99
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 103
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 104
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 105
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 106
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 110
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 112
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 114
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 115
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 116
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 117
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 119
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 121
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 122
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 124
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 125
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 130
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 131
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 132
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 135
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 88 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 4
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 5
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "UART_RTS" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 27
    Warning (15610): No output dependent on input pin "SD_WP_N" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 37
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 46
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 57
    Warning (15610): No output dependent on input pin "ENET0_MDIO" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 59
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 61
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 62
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 63
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 65
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 66
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 67
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 71
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 73
    Warning (15610): No output dependent on input pin "ENET1_MDIO" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 75
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 77
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 78
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 79
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 81
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 82
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 83
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 87
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 88
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 90
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 92
    Warning (15610): No output dependent on input pin "OTG_INT" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 98
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 100
    Warning (15610): No output dependent on input pin "FL_RY" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 123
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 127
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 128
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 129
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]" File: /home/jfj/DCLab/Lab2/DE2_115/DE2_115.sv Line: 134
Info (21057): Implemented 7182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 6701 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 559 warnings
    Info: Peak virtual memory: 1286 megabytes
    Info: Processing ended: Tue Apr 26 00:17:28 2016
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:36


