// Seed: 1193815820
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_5['b0 : id_4];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
