{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 10:44:10 2007 " "Info: Processing started: Thu May 03 10:44:10 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 10 5 " "Info: Found 10 design units, including 5 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Structure " "Info: Found design unit 1: part1-Structure" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regn-Behavior " "Info: Found design unit 2: regn-Behavior" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 flipflop-Behavior " "Info: Found design unit 3: flipflop-Behavior" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 115 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fa-Structure " "Info: Found design unit 4: fa-Structure" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 135 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 hex7seg-Behavior " "Info: Found design unit 5: hex7seg-Behavior" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 151 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 regn " "Info: Found entity 2: regn" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 88 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 flipflop " "Info: Found entity 3: flipflop" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 110 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 fa " "Info: Found entity 4: fa" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 hex7seg " "Info: Found entity 5: hex7seg" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Info: Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:U_A " "Info: Elaborating entity \"regn\" for hierarchy \"regn:U_A\"" {  } { { "part1.vhd" "U_A" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa fa:bit0 " "Info: Elaborating entity \"fa\" for hierarchy \"fa:bit0\"" {  } { { "part1.vhd" "bit0" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:U_Overflow " "Info: Elaborating entity \"flipflop\" for hierarchy \"flipflop:U_Overflow\"" {  } { { "part1.vhd" "U_Overflow" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:digit_7 " "Info: Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:digit_7\"" {  } { { "part1.vhd" "digit_7" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning: Pin \"HEX3\[6\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning: Pin \"HEX3\[5\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning: Pin \"HEX3\[4\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning: Pin \"HEX3\[3\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning: Pin \"HEX3\[2\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning: Pin \"HEX3\[1\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning: Pin \"HEX3\[0\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning: Pin \"HEX2\[6\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning: Pin \"HEX2\[5\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning: Pin \"HEX2\[4\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning: Pin \"HEX2\[3\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning: Pin \"HEX2\[2\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning: Pin \"HEX2\[1\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning: Pin \"HEX2\[0\]\" stuck at VCC" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part1.VHDL/part1.vhd" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "164 " "Info: Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "65 " "Info: Implemented 65 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 10:44:13 2007 " "Info: Processing ended: Thu May 03 10:44:13 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
