<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf56.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_R_U"></a><a name="subkey_R_U"></a>rum <a href="../instruct64_hh/6400347.htm"><b>1</b></a> <a href="../instruct64_hh/6400346.htm"><b>2</b></a> <a href="../instruct64_hh/6400411.htm"><b>3</b></a> </nobr><br><nobr><a name="bms_R_W"></a><a name="subkey_R_W"></a>rw <a href="../instruct32_hh/vc326.htm"><b>1</b></a> <a href="../instruct32_hh/opcode_column.htm"><b>2</b></a> <a href="../instruct32_hh/vc73.htm"><b>3</b></a> <a href="../instruct32_hh/vc138.htm"><b>4</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>5</b></a> <a href="../instruct32_hh/vc177.htm"><b>6</b></a> <a href="../instruct32_hh/vc245.htm"><b>7</b></a> <a href="../instruct32_hh/vc266.htm"><b>8</b></a> </nobr><br><a name="bms_R_X"></a><a name="subkey_R_X"></a><a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>rx</b></a> <br>
<br><br>
<a name="bm_S"></a><a name="subkey_S"></a><a href="../ht_index.htm"><b>S</b></a> <br><nobr><a name="bm_S"></a>s <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>9</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>12</b></a> <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>13</b></a> <a href="../instruct32_hh/about_em64t_instructions.htm"><b>14</b></a> <a href="../ht_index.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>29</b></a> <a href="../Itanium2_HH/Events642/INST_FAILED_CHKS_RETIRED.html"><b>30</b></a> <a href="../instruct64_hh/6400206.htm"><b>31</b></a> <a href="../instruct32_hh/operations.htm"><b>32</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>37</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>38</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>39</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>44</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>45</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>46</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>47</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>48</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>49</b></a> <a href="../instruct64_hh/6400223.htm"><b>50</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>54</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>55</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>56</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>57</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>58</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>59</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>60</b></a> <a href="../xscinstruct_hh/INST_SWI.htm"><b>61</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>62</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>63</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>64</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>65</b></a> <a href="../instruct64_hh/6400238.htm"><b>66</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>68</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>69</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>70</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>71</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>72</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>73</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>74</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>75</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>76</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>77</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>78</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>79</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>80</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>81</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>82</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>83</b></a> <a href="../instruct32_hh/vc140.htm"><b>84</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>85</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>86</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>87</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>88</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>89</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>90</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>91</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>92</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>93</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>94</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>95</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>96</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>97</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>98</b></a> <a href="../xscinstruct_hh/notational_conventions.htm"><b>99</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>100</b></a> <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>101</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>102</b></a> <a href="../instruct64_hh/6400283.htm"><b>103</b></a> <a href="../instruct64_hh/6400281.htm"><b>104</b></a> <a href="../instruct64_hh/6400279.htm"><b>105</b></a> <a href="../instruct64_hh/6400274.htm"><b>106</b></a> <a href="../instruct32_hh/vc147.htm"><b>107</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>108</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>109</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>110</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>111</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>112</b></a> <a href="../Itanium2_HH/Lips642/it_register_stalls.htm"><b>113</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>114</b></a> <a href="../instruct64_hh/6400295.htm"><b>115</b></a> <a href="../xscinstruct_hh/WMIN.htm"><b>116</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>117</b></a> <a href="../xscinstruct_hh/WMADD.htm"><b>118</b></a> <a href="../xscinstruct_hh/WMAC.htm"><b>119</b></a> <a href="../xscinstruct_hh/WCMPGT.htm"><b>120</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>121</b></a> <a href="../instruct32_hh/vc177.htm"><b>122</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>123</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>124</b></a> <a href="../xscinstruct_hh/WMUL.htm"><b>125</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.htm"><b>126</b></a> <a href="../Reference_HH/inbma.htm"><b>127</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>128</b></a> <a href="../Itanium2_HH/ER642/ctrl_spec_miss_ratio.html"><b>129</b></a> <a href="../instruct64_hh/6400348.htm"><b>130</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/about.htm"><b>131</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>132</b></a> <a href="../Pentium4_HH/ER4/about.htm"><b>133</b></a> <a href="../instruct32_hh/vc245.htm"><b>134</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>135</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>136</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>137</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>138</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>139</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>140</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>141</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>142</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>143</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>144</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>145</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>146</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>147</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>148</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>149</b></a> <a href="../instruct64_hh/6400389.htm"><b>150</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>151</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>152</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>153</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>154</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>155</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>156</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>157</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>158</b></a> <a href="../Pentium4_HH/Events4/about.htm"><b>159</b></a> <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>160</b></a> <a href="../instruct64_hh/6400411.htm"><b>161</b></a> <a href="../instruct64_hh/6400400.htm"><b>162</b></a> <a href="../instruct64_hh/6400399.htm"><b>163</b></a> <a href="../instruct32_hh/vc26.htm"><b>164</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>165</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>166</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>167</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>168</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>169</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>170</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>171</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>172</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>173</b></a> <a href="../instruct64_hh/6400428.htm"><b>174</b></a> <a href="../instruct64_hh/6400421.htm"><b>175</b></a> <a href="../instruct64_hh/6400420.htm"><b>176</b></a> <a href="../instruct64_hh/6400418.htm"><b>177</b></a> <a href="../instruct64_hh/6400157.htm"><b>178</b></a> <a href="../instruct64_hh/6400150.htm"><b>179</b></a> <a href="../instruct32_hh/vc277.htm"><b>180</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>181</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>182</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>183</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>184</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>185</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>186</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>187</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>188</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>189</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>190</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>191</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>192</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>193</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>194</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>195</b></a> <a href="../instruct64_hh/6400173.htm"><b>196</b></a> <a href="../instruct64_hh/6400169.htm"><b>197</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>198</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>199</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>200</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>201</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>202</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>203</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>204</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>205</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>206</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>207</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>208</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>209</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>210</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>211</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>212</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>213</b></a> <a href="../instruct32_hh/vc312.htm"><b>214</b></a> <a href="../instruct32_hh/vc311.htm"><b>215</b></a> </nobr><br><nobr><a name="bms_S_{"></a><a name="subkey_S_{"></a>s0 <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>1</b></a> <a href="../instruct64_hh/6400186.htm"><b>2</b></a> <a href="../instruct64_hh/6400185.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>s1 <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>1</b></a> <a href="../instruct64_hh/6400186.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400186.htm"><b>s2</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/6400186.htm"><b>s3</b></a> <br><nobr><a name="bms_S_A"></a><a name="subkey_S_A"></a>sa <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.htm"><b>1</b></a> <a href="../instruct64_hh/6400283.htm"><b>2</b></a> <a href="../instruct64_hh/6400281.htm"><b>3</b></a> <a href="../instruct64_hh/6400279.htm"><b>4</b></a> <a href="../Itanium2_HH/Lips642/about_intel(r)_itanium(r)_2_penalties.htm"><b>5</b></a> <a href="../PentiumM_HH/LipsB/about_pentium(r)_m_penalties.htm"><b>6</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.htm"><b>7</b></a> <a href="../instruct64_hh/6400401.htm"><b>8</b></a> <a href="../instruct64_hh/6400399.htm"><b>9</b></a> <a href="../instruct64_hh/6400428.htm"><b>10</b></a> </nobr><br><a name="bm_S"></a><a href="../Pentium4_HH/Events4/split_stores_retired.htm"><b>saat_cr_escr0</b></a> <br><a name="bm_S"></a><a href="../Pentium4_HH/Events4/split_loads_retired.htm"><b>saat_cr_escr1</b></a> <br><nobr><a name="bm_S"></a>sahf <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>1</b></a> <a href="../instruct32_hh/vc282.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>sahfother</b></a> <br><nobr><a name="bm_S"></a>sal <a href="../Pentium4_HH/Lips/lipsbank_conflict.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>3</b></a> <a href="../instruct32_hh/vc283.htm"><b>4</b></a> <a href="../instruct32_hh/vc289.htm"><b>5</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc26.htm"><b>SAME</b></a> <br><nobr><a name="bm_S"></a>same <a href="../instruct32_hh/vc36.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>2</b></a> <a href="../instruct32_hh/vc143.htm"><b>3</b></a> <a href="../instruct32_hh/vc277.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>5</b></a> </nobr><br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>same_index</b></a> <br><nobr><a name="bm_S"></a>sar <a href="../instruct32_hh/vc283.htm"><b>1</b></a> <a href="../instruct32_hh/vc289.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>saturate <a href="../xscinstruct_hh/WADD.htm"><b>1</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>2</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>3</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc221.htm"><b>saturatesigneddoublewordtosignedword</b></a> <br><nobr><a name="bm_S"></a>saturatesigneddwordtosignedword <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc221.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>saturatesignedwordtosignedbyte <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc221.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>saturatesignedwordtounsignedbyte <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc222.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>saturatetosignedbyte <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc225.htm"><b>2</b></a> <a href="../instruct32_hh/vc262.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>saturatetosignedword <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc225.htm"><b>2</b></a> <a href="../instruct32_hh/vc262.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>saturatetounsignedbyte <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc226.htm"><b>2</b></a> <a href="../instruct32_hh/vc263.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>saturatetounsignedword <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc226.htm"><b>2</b></a> <a href="../instruct32_hh/vc263.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>save <a href="../instruct32_hh/vc113.htm"><b>1</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>saves <a href="../instruct64_hh/brl-operation.htm"><b>1</b></a> <a href="../instruct64_hh/6400154.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_S_B"></a><a name="subkey_S_B"></a>sb <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>1</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc160.htm"><b>SBB</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc284.htm"><b>sbb</b></a> <br><a name="bm_S"></a><a href="../xscinstruct_hh/TEXTRM.htm"><b>sbbb</b></a> <br><nobr><a name="bm_S"></a>sbc <a href="../xscinstruct_hh/INST_SBC.htm"><b>1</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>4</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>5</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>SBC</b></a> <br><a name="bm_S"></a><a href="../xscinstruct_hh/INST_SBC.htm"><b>sbcs</b></a> <br><nobr><a name="bm_S"></a>sbo <a href="../xscinstruct_hh/INST_MSR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>5</b></a> </nobr><br><nobr><a name="bm_S"></a>sbz <a href="../xscinstruct_hh/INST_QSUB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>15</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>17</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>18</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>19</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>20</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>23</b></a> </nobr><br><nobr><a name="bms_S_C"></a><a name="subkey_S_C"></a>scalardpfpstreamingsimdext <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>scalarspfpstreamingsimdext <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc133.htm"><b>scale</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/6400168.htm"><b>scan</b></a> <br><nobr><a name="bm_S"></a>scas <a href="../instruct32_hh/vc285.htm"><b>1</b></a> <a href="../instruct32_hh/vc276.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc285.htm"><b>scasb</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc285.htm"><b>scasd</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc285.htm"><b>scasw</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Lips642/itanium_processor.htm"><b>scm</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>scrub</b></a> <br><a name="bms_S_D"></a><a name="subkey_S_D"></a><a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>sdc</b></a> <br><a name="bm_S"></a><a href="../Reference_HH/About_Instruction_Sets.htm"><b>sdm_vol2a</b></a> <br><a name="bm_S"></a><a href="../Reference_HH/About_Instruction_Sets.htm"><b>sdm_vol2b</b></a> <br><nobr><a name="bms_S_E"></a><a name="subkey_S_E"></a>se <a href="../instruct64_hh/6400206.htm"><b>1</b></a> <a href="../instruct64_hh/6400238.htm"><b>2</b></a> <a href="../instruct64_hh/6400421.htm"><b>3</b></a> </nobr><br><a name="bm_S"></a><a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.htm"><b>SEC</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc277.htm"><b>second</b></a> <br><nobr><a name="bm_S"></a>section <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>secure <a href="../instruct64_hh/6400347.htm"><b>1</b></a> <a href="../instruct64_hh/6400369.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc46.htm"><b>See</b></a> <br><a name="bm_S"></a><a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>see</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc177.htm"><b>seg</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc149.htm"><b>segementselector</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc26.htm"><b>SEGMENT</b></a> <br><nobr><a name="bm_S"></a>segment <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../instruct32_hh/vc140.htm"><b>3</b></a> <a href="../instruct32_hh/vc157.htm"><b>4</b></a> <a href="../instruct32_hh/vc149.htm"><b>5</b></a> <a href="../instruct32_hh/vc147.htm"><b>6</b></a> <a href="../instruct32_hh/vc145.htm"><b>7</b></a> <a href="../instruct32_hh/vc165.htm"><b>8</b></a> <a href="../instruct32_hh/vc163.htm"><b>9</b></a> <a href="../instruct32_hh/vc177.htm"><b>10</b></a> <a href="../instruct32_hh/vc245.htm"><b>11</b></a> <a href="../instruct32_hh/vc26.htm"><b>12</b></a> <a href="../instruct32_hh/vc277.htm"><b>13</b></a> <a href="../instruct32_hh/vc312.htm"><b>14</b></a> <a href="../instruct32_hh/vc311.htm"><b>15</b></a> </nobr><br><nobr><a name="bm_S"></a>segmentdescriptor <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/vc157.htm"><b>2</b></a> <a href="../instruct32_hh/vc149.htm"><b>3</b></a> <a href="../instruct32_hh/vc147.htm"><b>4</b></a> <a href="../instruct32_hh/vc165.htm"><b>5</b></a> <a href="../instruct32_hh/vc163.htm"><b>6</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc163.htm"><b>segmentlimit</b></a> <br><nobr><a name="bm_S"></a>segmentregister <a href="../instruct32_hh/vc149.htm"><b>1</b></a> <a href="../instruct32_hh/vc245.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc177.htm"><b>SegmentRegister</b></a> <br><nobr><a name="bm_S"></a>segmentselector <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc157.htm"><b>2</b></a> <a href="../instruct32_hh/vc149.htm"><b>3</b></a> <a href="../instruct32_hh/vc145.htm"><b>4</b></a> <a href="../instruct32_hh/vc165.htm"><b>5</b></a> <a href="../instruct32_hh/vc277.htm"><b>6</b></a> <a href="../instruct32_hh/vc295.htm"><b>7</b></a> <a href="../instruct32_hh/vc305.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_S"></a>sel <a href="../instruct32_hh/vc234.htm"><b>1</b></a> <a href="../instruct32_hh/vc233.htm"><b>2</b></a> <a href="../instruct32_hh/vc312.htm"><b>3</b></a> <a href="../instruct32_hh/vc311.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>select <a href="../xscinstruct_hh/INST_ORR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>2</b></a> <a href="../instruct32_hh/vc293.htm"><b>3</b></a> <a href="../instruct32_hh/vc292.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>selected <a href="../instruct32_hh/vc140.htm"><b>1</b></a> <a href="../instruct32_hh/vc137.htm"><b>2</b></a> <a href="../instruct32_hh/vc219.htm"><b>3</b></a> <a href="../instruct32_hh/vc26.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>selector <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> <a href="../instruct32_hh/vc157.htm"><b>3</b></a> <a href="../instruct32_hh/vc149.htm"><b>4</b></a> <a href="../instruct32_hh/vc145.htm"><b>5</b></a> <a href="../instruct32_hh/vc165.htm"><b>6</b></a> <a href="../instruct32_hh/vc177.htm"><b>7</b></a> <a href="../instruct32_hh/vc245.htm"><b>8</b></a> <a href="../instruct32_hh/vc26.htm"><b>9</b></a> <a href="../instruct32_hh/vc277.htm"><b>10</b></a> <a href="../instruct32_hh/vc312.htm"><b>11</b></a> </nobr><br><nobr><a name="bm_S"></a>self <a href="../Itanium2_HH/Events642/mem_read_current.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/bus_hits_ratio.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/bus_hitm_ratio.html"><b>3</b></a> <a href="../Itanium2_HH/ER642/bril_hitm_line_ratio.html"><b>4</b></a> <a href="../Itanium2_HH/ER642/bil_hitm_line_ratio.html"><b>5</b></a> <a href="../Itanium2_HH/ER642/bus_rd_inval_bst_memory.html"><b>6</b></a> <a href="../Itanium2_HH/ER642/bus_rd_hitm_ratio.html"><b>7</b></a> <a href="../Itanium2_HH/Events642/bus_all.html"><b>8</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_DATA.html"><b>9</b></a> <a href="../Itanium2_HH/Events642/BUS_MEMORY.html"><b>10</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ_OUT_LO.html"><b>11</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ_OUT_HI.html"><b>12</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ.html"><b>13</b></a> <a href="../Itanium2_HH/Events642/bus_lock.html"><b>14</b></a> <a href="../Itanium2_HH/Events642/bus_io.html"><b>15</b></a> <a href="../Itanium2_HH/Events642/BUS_WR_WB.html"><b>16</b></a> <a href="../Itanium2_HH/Events642/bus_snoops_hitm.html"><b>17</b></a> <a href="../Itanium2_HH/Events642/bus_snoops.html"><b>18</b></a> <a href="../Itanium2_HH/Events642/bus_snoop_stall_cycles.html"><b>19</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_PRTL.html"><b>20</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_IO.html"><b>21</b></a> </nobr><br><nobr><a name="bm_S"></a>selfmodifyingcodeclear <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/pipeline_clears_from_self-modifying_code.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/pipeline_clears_from_self-modifying_code.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>sem <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400198.htm"><b>2</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>3</b></a> <a href="../instruct64_hh/6400166.htm"><b>4</b></a> <a href="../instruct64_hh/6400165.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_S"></a>semaphore <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400381.htm"><b>2</b></a> <a href="../instruct64_hh/6400166.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>sep <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc312.htm"><b>2</b></a> <a href="../instruct32_hh/vc311.htm"><b>3</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400279.htm"><b>sequential</b></a> <br><a name="bm_S"></a><a href="../ht_index.htm"><b>SERIALIZATION_EVENTS</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/serialization_events.html"><b>serialization_events</b></a> <br><a name="bm_S"></a><a href="../Pentium4_HH/Lips/lipspro_serialized.htm"><b>serialized_instruction</b></a> <br><nobr><a name="bm_S"></a>service <a href="../instruct32_hh/vc140.htm"><b>1</b></a> <a href="../instruct32_hh/vc276.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400154.htm"><b>Set</b></a> <br><nobr><a name="bm_S"></a>set <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>7</b></a> <a href="../instruct32_hh/vc45.htm"><b>8</b></a> <a href="../instruct32_hh/vc44.htm"><b>9</b></a> <a href="../instruct32_hh/vc3a.htm"><b>10</b></a> <a href="../instruct32_hh/vc4a.htm"><b>11</b></a> <a href="../instruct64_hh/brl-operation.htm"><b>12</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>13</b></a> <a href="../instruct32_hh/vc143.htm"><b>14</b></a> <a href="../instruct32_hh/vc140.htm"><b>15</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>16</b></a> <a href="../instruct32_hh/vc145.htm"><b>17</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>18</b></a> <a href="../instruct32_hh/vc26.htm"><b>19</b></a> <a href="../instruct64_hh/6400154.htm"><b>20</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>22</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>25</b></a> <a href="../instruct32_hh/vc315.htm"><b>26</b></a> <a href="../instruct32_hh/vc314.htm"><b>27</b></a> <a href="../instruct32_hh/vc312.htm"><b>28</b></a> <a href="../instruct32_hh/vc311.htm"><b>29</b></a> <a href="../instruct32_hh/vc303.htm"><b>30</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>seta</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setae</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setb</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setbe</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setc</b></a> <br><nobr><a name="bm_S"></a>setcc <a href="../instruct32_hh/vc36.htm"><b>1</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.htm"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/eliminating_branches.htm"><b>3</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>4</b></a> <a href="../instruct32_hh/vc286.htm"><b>5</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>sete</b></a> <br><nobr><a name="bm_S"></a>setf <a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>1</b></a> <a href="../instruct64_hh/6400349.htm"><b>2</b></a> <a href="../instruct64_hh/6400348.htm"><b>3</b></a> <a href="../instruct64_hh/6400108.htm"><b>4</b></a> <a href="../instruct64_hh/6400107.htm"><b>5</b></a> <a href="../instruct64_hh/6400411.htm"><b>6</b></a> <a href="../instruct64_hh/6400418.htm"><b>7</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setg</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setge</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setl</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setle</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setna</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnae</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnb</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnbe</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnc</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setne</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setng</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnge</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnl</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnle</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setno</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnp</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setns</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setnz</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>seto</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setp</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setpe</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setpo</b></a> <br><nobr><a name="bm_S"></a>sets <a href="../instruct32_hh/vc286.htm"><b>1</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>setstatusflags <a href="../instruct32_hh/vc39.htm"><b>1</b></a> <a href="../instruct32_hh/vc285.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>setting <a href="../xscinstruct_hh/INST_TST.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>2</b></a> <a href="../instruct32_hh/vc165.htm"><b>3</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc286.htm"><b>setz</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf58.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

