// Seed: 3261707881
program module_0;
endprogram
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd28
) (
    output tri0 id_0
);
  _id_2 :
  assert property (@(-1'b0) -1)
  else;
  logic id_3;
  wor   id_4 = id_3 + id_3;
  module_0 modCall_1 ();
  wire [1 'b0 : id_2] id_5 = id_3;
endmodule
module module_3 #(
    parameter id_1 = 32'd6,
    parameter id_4 = 32'd95
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire _id_4;
  wire [id_1 : id_4] id_5;
  logic [1 : 1] id_6, id_7, id_8;
  module_0 modCall_1 ();
  always #1;
  always #1;
  assign id_7 = id_1;
  wire id_9;
  wire id_10;
endmodule
