// Seed: 963249620
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    output wor id_4,
    output tri0 id_5
);
  wire id_7;
  wire id_8, id_9;
  assign id_3 = 1;
  assign module_1.type_6 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri1 id_9,
    output supply0 id_10
);
  reg id_12;
  assign id_3 = id_4;
  wire id_13 = 1;
  always id_12 <= 1;
  wire id_14;
  wire id_15;
  assign id_13 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4,
      id_3,
      id_9,
      id_9
  );
endmodule
