
sta_new_cam_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fd4  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08004160  08004160  00005160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004250  08004250  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004250  08004250  00005250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004258  08004258  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004258  08004258  00005258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800425c  0800425c  0000525c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004260  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  2000000c  0800426c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  0800426c  00006744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b60c  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002624  00000000  00000000  00011648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b50  00000000  00000000  00013c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000088c  00000000  00000000  000147c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000224bd  00000000  00000000  0001504c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dac7  00000000  00000000  00037509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c14b0  00000000  00000000  00044fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106480  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bfc  00000000  00000000  001064c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08004148 	.word	0x08004148

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08004148 	.word	0x08004148

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e0:	f000 b988 	b.w	80004f4 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	468e      	mov	lr, r1
 8000204:	4604      	mov	r4, r0
 8000206:	4688      	mov	r8, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14a      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d962      	bls.n	80002d8 <__udivmoddi4+0xdc>
 8000212:	fab2 f682 	clz	r6, r2
 8000216:	b14e      	cbz	r6, 800022c <__udivmoddi4+0x30>
 8000218:	f1c6 0320 	rsb	r3, r6, #32
 800021c:	fa01 f806 	lsl.w	r8, r1, r6
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	40b7      	lsls	r7, r6
 8000226:	ea43 0808 	orr.w	r8, r3, r8
 800022a:	40b4      	lsls	r4, r6
 800022c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000230:	fa1f fc87 	uxth.w	ip, r7
 8000234:	fbb8 f1fe 	udiv	r1, r8, lr
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	fb0e 8811 	mls	r8, lr, r1, r8
 800023e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000242:	fb01 f20c 	mul.w	r2, r1, ip
 8000246:	429a      	cmp	r2, r3
 8000248:	d909      	bls.n	800025e <__udivmoddi4+0x62>
 800024a:	18fb      	adds	r3, r7, r3
 800024c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000250:	f080 80ea 	bcs.w	8000428 <__udivmoddi4+0x22c>
 8000254:	429a      	cmp	r2, r3
 8000256:	f240 80e7 	bls.w	8000428 <__udivmoddi4+0x22c>
 800025a:	3902      	subs	r1, #2
 800025c:	443b      	add	r3, r7
 800025e:	1a9a      	subs	r2, r3, r2
 8000260:	b2a3      	uxth	r3, r4
 8000262:	fbb2 f0fe 	udiv	r0, r2, lr
 8000266:	fb0e 2210 	mls	r2, lr, r0, r2
 800026a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000272:	459c      	cmp	ip, r3
 8000274:	d909      	bls.n	800028a <__udivmoddi4+0x8e>
 8000276:	18fb      	adds	r3, r7, r3
 8000278:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800027c:	f080 80d6 	bcs.w	800042c <__udivmoddi4+0x230>
 8000280:	459c      	cmp	ip, r3
 8000282:	f240 80d3 	bls.w	800042c <__udivmoddi4+0x230>
 8000286:	443b      	add	r3, r7
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028e:	eba3 030c 	sub.w	r3, r3, ip
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa2>
 8000296:	40f3      	lsrs	r3, r6
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xb6>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb0>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa2>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x14c>
 80002ba:	4573      	cmp	r3, lr
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xc8>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 8105 	bhi.w	80004ce <__udivmoddi4+0x2d2>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	4690      	mov	r8, r2
 80002ce:	2d00      	cmp	r5, #0
 80002d0:	d0e5      	beq.n	800029e <__udivmoddi4+0xa2>
 80002d2:	e9c5 4800 	strd	r4, r8, [r5]
 80002d6:	e7e2      	b.n	800029e <__udivmoddi4+0xa2>
 80002d8:	2a00      	cmp	r2, #0
 80002da:	f000 8090 	beq.w	80003fe <__udivmoddi4+0x202>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	f040 80a4 	bne.w	8000430 <__udivmoddi4+0x234>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f0:	b280      	uxth	r0, r0
 80002f2:	b2bc      	uxth	r4, r7
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000302:	fb04 f20c 	mul.w	r2, r4, ip
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x11e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x11c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 80e0 	bhi.w	80004d8 <__udivmoddi4+0x2dc>
 8000318:	46c4      	mov	ip, r8
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000320:	fb0e 3312 	mls	r3, lr, r2, r3
 8000324:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000328:	fb02 f404 	mul.w	r4, r2, r4
 800032c:	429c      	cmp	r4, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x144>
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x142>
 8000338:	429c      	cmp	r4, r3
 800033a:	f200 80ca 	bhi.w	80004d2 <__udivmoddi4+0x2d6>
 800033e:	4602      	mov	r2, r0
 8000340:	1b1b      	subs	r3, r3, r4
 8000342:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x98>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa0e f401 	lsl.w	r4, lr, r1
 8000358:	fa20 f306 	lsr.w	r3, r0, r6
 800035c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000360:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000364:	4323      	orrs	r3, r4
 8000366:	fa00 f801 	lsl.w	r8, r0, r1
 800036a:	fa1f fc87 	uxth.w	ip, r7
 800036e:	fbbe f0f9 	udiv	r0, lr, r9
 8000372:	0c1c      	lsrs	r4, r3, #16
 8000374:	fb09 ee10 	mls	lr, r9, r0, lr
 8000378:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800037c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000380:	45a6      	cmp	lr, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x1a0>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038e:	f080 809c 	bcs.w	80004ca <__udivmoddi4+0x2ce>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8099 	bls.w	80004ca <__udivmoddi4+0x2ce>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	eba4 040e 	sub.w	r4, r4, lr
 80003a0:	fa1f fe83 	uxth.w	lr, r3
 80003a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d908      	bls.n	80003ca <__udivmoddi4+0x1ce>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003be:	f080 8082 	bcs.w	80004c6 <__udivmoddi4+0x2ca>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d97f      	bls.n	80004c6 <__udivmoddi4+0x2ca>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ce:	eba4 040c 	sub.w	r4, r4, ip
 80003d2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d6:	4564      	cmp	r4, ip
 80003d8:	4673      	mov	r3, lr
 80003da:	46e1      	mov	r9, ip
 80003dc:	d362      	bcc.n	80004a4 <__udivmoddi4+0x2a8>
 80003de:	d05f      	beq.n	80004a0 <__udivmoddi4+0x2a4>
 80003e0:	b15d      	cbz	r5, 80003fa <__udivmoddi4+0x1fe>
 80003e2:	ebb8 0203 	subs.w	r2, r8, r3
 80003e6:	eb64 0409 	sbc.w	r4, r4, r9
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	fa22 f301 	lsr.w	r3, r2, r1
 80003f2:	431e      	orrs	r6, r3
 80003f4:	40cc      	lsrs	r4, r1
 80003f6:	e9c5 6400 	strd	r6, r4, [r5]
 80003fa:	2100      	movs	r1, #0
 80003fc:	e74f      	b.n	800029e <__udivmoddi4+0xa2>
 80003fe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000402:	0c01      	lsrs	r1, r0, #16
 8000404:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000408:	b280      	uxth	r0, r0
 800040a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040e:	463b      	mov	r3, r7
 8000410:	4638      	mov	r0, r7
 8000412:	463c      	mov	r4, r7
 8000414:	46b8      	mov	r8, r7
 8000416:	46be      	mov	lr, r7
 8000418:	2620      	movs	r6, #32
 800041a:	fbb1 f1f7 	udiv	r1, r1, r7
 800041e:	eba2 0208 	sub.w	r2, r2, r8
 8000422:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000426:	e766      	b.n	80002f6 <__udivmoddi4+0xfa>
 8000428:	4601      	mov	r1, r0
 800042a:	e718      	b.n	800025e <__udivmoddi4+0x62>
 800042c:	4610      	mov	r0, r2
 800042e:	e72c      	b.n	800028a <__udivmoddi4+0x8e>
 8000430:	f1c6 0220 	rsb	r2, r6, #32
 8000434:	fa2e f302 	lsr.w	r3, lr, r2
 8000438:	40b7      	lsls	r7, r6
 800043a:	40b1      	lsls	r1, r6
 800043c:	fa20 f202 	lsr.w	r2, r0, r2
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	430a      	orrs	r2, r1
 8000446:	fbb3 f8fe 	udiv	r8, r3, lr
 800044a:	b2bc      	uxth	r4, r7
 800044c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000450:	0c11      	lsrs	r1, r2, #16
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb08 f904 	mul.w	r9, r8, r4
 800045a:	40b0      	lsls	r0, r6
 800045c:	4589      	cmp	r9, r1
 800045e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000462:	b280      	uxth	r0, r0
 8000464:	d93e      	bls.n	80004e4 <__udivmoddi4+0x2e8>
 8000466:	1879      	adds	r1, r7, r1
 8000468:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800046c:	d201      	bcs.n	8000472 <__udivmoddi4+0x276>
 800046e:	4589      	cmp	r9, r1
 8000470:	d81f      	bhi.n	80004b2 <__udivmoddi4+0x2b6>
 8000472:	eba1 0109 	sub.w	r1, r1, r9
 8000476:	fbb1 f9fe 	udiv	r9, r1, lr
 800047a:	fb09 f804 	mul.w	r8, r9, r4
 800047e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000482:	b292      	uxth	r2, r2
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	4542      	cmp	r2, r8
 800048a:	d229      	bcs.n	80004e0 <__udivmoddi4+0x2e4>
 800048c:	18ba      	adds	r2, r7, r2
 800048e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000492:	d2c4      	bcs.n	800041e <__udivmoddi4+0x222>
 8000494:	4542      	cmp	r2, r8
 8000496:	d2c2      	bcs.n	800041e <__udivmoddi4+0x222>
 8000498:	f1a9 0102 	sub.w	r1, r9, #2
 800049c:	443a      	add	r2, r7
 800049e:	e7be      	b.n	800041e <__udivmoddi4+0x222>
 80004a0:	45f0      	cmp	r8, lr
 80004a2:	d29d      	bcs.n	80003e0 <__udivmoddi4+0x1e4>
 80004a4:	ebbe 0302 	subs.w	r3, lr, r2
 80004a8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ac:	3801      	subs	r0, #1
 80004ae:	46e1      	mov	r9, ip
 80004b0:	e796      	b.n	80003e0 <__udivmoddi4+0x1e4>
 80004b2:	eba7 0909 	sub.w	r9, r7, r9
 80004b6:	4449      	add	r1, r9
 80004b8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004bc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c0:	fb09 f804 	mul.w	r8, r9, r4
 80004c4:	e7db      	b.n	800047e <__udivmoddi4+0x282>
 80004c6:	4673      	mov	r3, lr
 80004c8:	e77f      	b.n	80003ca <__udivmoddi4+0x1ce>
 80004ca:	4650      	mov	r0, sl
 80004cc:	e766      	b.n	800039c <__udivmoddi4+0x1a0>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e6fd      	b.n	80002ce <__udivmoddi4+0xd2>
 80004d2:	443b      	add	r3, r7
 80004d4:	3a02      	subs	r2, #2
 80004d6:	e733      	b.n	8000340 <__udivmoddi4+0x144>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	443b      	add	r3, r7
 80004de:	e71c      	b.n	800031a <__udivmoddi4+0x11e>
 80004e0:	4649      	mov	r1, r9
 80004e2:	e79c      	b.n	800041e <__udivmoddi4+0x222>
 80004e4:	eba1 0109 	sub.w	r1, r1, r9
 80004e8:	46c4      	mov	ip, r8
 80004ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	e7c4      	b.n	800047e <__udivmoddi4+0x282>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <app_entry>:
#include "uart_handler.h"



extern "C"
void app_entry(){
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
//		if(HAL_GetTick() - led_tick > 1000) {
//			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
//			led_tick = HAL_GetTick();
//		}
//	}
	UART_Handler_Init();
 80004fc:	f003 fc06 	bl	8003d0c <_Z17UART_Handler_Initv>
	for(;;)
 8000500:	bf00      	nop
 8000502:	e7fd      	b.n	8000500 <app_entry+0x8>

08000504 <HAL_UART_RxCpltCallback>:
	}

}
/*Low-level uart implementasyonlari.*/
extern "C"
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
	UART_Handler_RxCplt(huart);
 800050c:	6878      	ldr	r0, [r7, #4]
 800050e:	f003 fc17 	bl	8003d40 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef>
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <tick_callback>:

extern "C"
void tick_callback(){
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0

	//TODO: sistem saatinden tick alınıp, tick besleme yerlerinde kullanılabilir.
}
 800051e:	bf00      	nop
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr

08000528 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b088      	sub	sp, #32
 800052c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 030c 	add.w	r3, r7, #12
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
 800053c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	4b25      	ldr	r3, [pc, #148]	@ (80005d4 <MX_GPIO_Init+0xac>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000542:	4a24      	ldr	r2, [pc, #144]	@ (80005d4 <MX_GPIO_Init+0xac>)
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800054a:	4b22      	ldr	r3, [pc, #136]	@ (80005d4 <MX_GPIO_Init+0xac>)
 800054c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054e:	f003 0301 	and.w	r3, r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000556:	4b1f      	ldr	r3, [pc, #124]	@ (80005d4 <MX_GPIO_Init+0xac>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055a:	4a1e      	ldr	r2, [pc, #120]	@ (80005d4 <MX_GPIO_Init+0xac>)
 800055c:	f043 0302 	orr.w	r3, r3, #2
 8000560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000562:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <MX_GPIO_Init+0xac>)
 8000564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000566:	f003 0302 	and.w	r3, r3, #2
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	2101      	movs	r1, #1
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f000 fdfd 	bl	8001174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800057a:	2301      	movs	r3, #1
 800057c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057e:	2301      	movs	r3, #1
 8000580:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 030c 	add.w	r3, r7, #12
 800058e:	4619      	mov	r1, r3
 8000590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000594:	f000 fc84 	bl	8000ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA11
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000598:	23e0      	movs	r3, #224	@ 0xe0
 800059a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059c:	2300      	movs	r3, #0
 800059e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	4619      	mov	r1, r3
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ae:	f000 fc77 	bl	8000ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005b2:	2301      	movs	r3, #1
 80005b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b6:	2300      	movs	r3, #0
 80005b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005be:	f107 030c 	add.w	r3, r7, #12
 80005c2:	4619      	mov	r1, r3
 80005c4:	4804      	ldr	r0, [pc, #16]	@ (80005d8 <MX_GPIO_Init+0xb0>)
 80005c6:	f000 fc6b 	bl	8000ea0 <HAL_GPIO_Init>

}
 80005ca:	bf00      	nop
 80005cc:	3720      	adds	r7, #32
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	40021000 	.word	0x40021000
 80005d8:	48000400 	.word	0x48000400

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80005e0:	b662      	cpsie	i
}
 80005e2:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e4:	f000 fa33 	bl	8000a4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e8:	f000 f80e 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ec:	f7ff ff9c 	bl	8000528 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005f0:	f000 f920 	bl	8000834 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005f4:	f000 f94e 	bl	8000894 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  extern void app_entry();
	  app_entry();
 80005f8:	f7ff ff7e 	bl	80004f8 <app_entry>
	  HAL_Delay(1000);
 80005fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000600:	f000 fa9a 	bl	8000b38 <HAL_Delay>
  {
 8000604:	bf00      	nop
 8000606:	e7f7      	b.n	80005f8 <main+0x1c>

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b0ac      	sub	sp, #176	@ 0xb0
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000612:	2244      	movs	r2, #68	@ 0x44
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f003 fd5c 	bl	80040d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	2254      	movs	r2, #84	@ 0x54
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f003 fd4e 	bl	80040d4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000638:	2310      	movs	r3, #16
 800063a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	@ 0x60
 800064a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000654:	2301      	movs	r3, #1
 8000656:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 800065a:	2301      	movs	r3, #1
 800065c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000660:	2328      	movs	r3, #40	@ 0x28
 8000662:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000666:	2307      	movs	r3, #7
 8000668:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066c:	2302      	movs	r3, #2
 800066e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000672:	2302      	movs	r3, #2
 8000674:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800067c:	4618      	mov	r0, r3
 800067e:	f000 fdf5 	bl	800126c <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000688:	f000 f831 	bl	80006ee <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	65bb      	str	r3, [r7, #88]	@ 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2303      	movs	r3, #3
 8000692:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	66bb      	str	r3, [r7, #104]	@ 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006a0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006a4:	2104      	movs	r1, #4
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 fa00 	bl	8001aac <HAL_RCC_ClockConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006b2:	f000 f81c 	bl	80006ee <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80006b6:	2303      	movs	r3, #3
 80006b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80006ba:	2300      	movs	r3, #0
 80006bc:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006be:	2300      	movs	r3, #0
 80006c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	4618      	mov	r0, r3
 80006c6:	f001 fbf7 	bl	8001eb8 <HAL_RCCEx_PeriphCLKConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80006d0:	f000 f80d 	bl	80006ee <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006d4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006d8:	f000 fd72 	bl	80011c0 <HAL_PWREx_ControlVoltageScaling>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xde>
  {
    Error_Handler();
 80006e2:	f000 f804 	bl	80006ee <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	37b0      	adds	r7, #176	@ 0xb0
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ee:	b480      	push	{r7}
 80006f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006f2:	b672      	cpsid	i
}
 80006f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006f6:	bf00      	nop
 80006f8:	e7fd      	b.n	80006f6 <Error_Handler+0x8>
	...

080006fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000702:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <HAL_MspInit+0x44>)
 8000704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000706:	4a0e      	ldr	r2, [pc, #56]	@ (8000740 <HAL_MspInit+0x44>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6613      	str	r3, [r2, #96]	@ 0x60
 800070e:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <HAL_MspInit+0x44>)
 8000710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800071a:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <HAL_MspInit+0x44>)
 800071c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800071e:	4a08      	ldr	r2, [pc, #32]	@ (8000740 <HAL_MspInit+0x44>)
 8000720:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000724:	6593      	str	r3, [r2, #88]	@ 0x58
 8000726:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <HAL_MspInit+0x44>)
 8000728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800072a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800072e:	603b      	str	r3, [r7, #0]
 8000730:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	40021000 	.word	0x40021000

08000744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <NMI_Handler+0x4>

0800074c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <HardFault_Handler+0x4>

08000754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <MemManage_Handler+0x4>

0800075c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <BusFault_Handler+0x4>

08000764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <UsageFault_Handler+0x4>

0800076c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr

0800077a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077e:	bf00      	nop
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr

08000796 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800079a:	f000 f9ad 	bl	8000af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	extern void tick_callback();
	tick_callback();
 800079e:	f7ff febc 	bl	800051a <tick_callback>
  /* USER CODE END SysTick_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007ac:	4802      	ldr	r0, [pc, #8]	@ (80007b8 <USART1_IRQHandler+0x10>)
 80007ae:	f001 ff91 	bl	80026d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000028 	.word	0x20000028

080007bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007c0:	4802      	ldr	r0, [pc, #8]	@ (80007cc <USART2_IRQHandler+0x10>)
 80007c2:	f001 ff87 	bl	80026d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	200000ac 	.word	0x200000ac

080007d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007d4:	4b15      	ldr	r3, [pc, #84]	@ (800082c <SystemInit+0x5c>)
 80007d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007da:	4a14      	ldr	r2, [pc, #80]	@ (800082c <SystemInit+0x5c>)
 80007dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <SystemInit+0x60>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a11      	ldr	r2, [pc, #68]	@ (8000830 <SystemInit+0x60>)
 80007ea:	f043 0301 	orr.w	r3, r3, #1
 80007ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <SystemInit+0x60>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <SystemInit+0x60>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a0d      	ldr	r2, [pc, #52]	@ (8000830 <SystemInit+0x60>)
 80007fc:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000800:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000804:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000806:	4b0a      	ldr	r3, [pc, #40]	@ (8000830 <SystemInit+0x60>)
 8000808:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800080c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800080e:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <SystemInit+0x60>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <SystemInit+0x60>)
 8000814:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000818:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800081a:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <SystemInit+0x60>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	e000ed00 	.word	0xe000ed00
 8000830:	40021000 	.word	0x40021000

08000834 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000838:	4b14      	ldr	r3, [pc, #80]	@ (800088c <MX_USART1_UART_Init+0x58>)
 800083a:	4a15      	ldr	r2, [pc, #84]	@ (8000890 <MX_USART1_UART_Init+0x5c>)
 800083c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800083e:	4b13      	ldr	r3, [pc, #76]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000840:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000844:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b11      	ldr	r3, [pc, #68]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <MX_USART1_UART_Init+0x58>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <MX_USART1_UART_Init+0x58>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_USART1_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_USART1_UART_Init+0x58>)
 8000878:	f001 fe06 	bl	8002488 <HAL_UART_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000882:	f7ff ff34 	bl	80006ee <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000028 	.word	0x20000028
 8000890:	40013800 	.word	0x40013800

08000894 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000898:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 800089a:	4a15      	ldr	r2, [pc, #84]	@ (80008f0 <MX_USART2_UART_Init+0x5c>)
 800089c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089e:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d6:	4805      	ldr	r0, [pc, #20]	@ (80008ec <MX_USART2_UART_Init+0x58>)
 80008d8:	f001 fdd6 	bl	8002488 <HAL_UART_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008e2:	f7ff ff04 	bl	80006ee <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200000ac 	.word	0x200000ac
 80008f0:	40004400 	.word	0x40004400

080008f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b08c      	sub	sp, #48	@ 0x30
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a37      	ldr	r2, [pc, #220]	@ (80009f0 <HAL_UART_MspInit+0xfc>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d132      	bne.n	800097c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000916:	4b37      	ldr	r3, [pc, #220]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 8000918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800091a:	4a36      	ldr	r2, [pc, #216]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000920:	6613      	str	r3, [r2, #96]	@ 0x60
 8000922:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 8000924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800092a:	61bb      	str	r3, [r7, #24]
 800092c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b31      	ldr	r3, [pc, #196]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	4a30      	ldr	r2, [pc, #192]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093a:	4b2e      	ldr	r3, [pc, #184]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000946:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800094a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094c:	2302      	movs	r3, #2
 800094e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000954:	2303      	movs	r3, #3
 8000956:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000958:	2307      	movs	r3, #7
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095c:	f107 031c 	add.w	r3, r7, #28
 8000960:	4619      	mov	r1, r3
 8000962:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000966:	f000 fa9b 	bl	8000ea0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	2025      	movs	r0, #37	@ 0x25
 8000970:	f000 f9e1 	bl	8000d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000974:	2025      	movs	r0, #37	@ 0x25
 8000976:	f000 f9fa 	bl	8000d6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800097a:	e035      	b.n	80009e8 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART2)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a1d      	ldr	r2, [pc, #116]	@ (80009f8 <HAL_UART_MspInit+0x104>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d130      	bne.n	80009e8 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000986:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 8000988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800098a:	4a1a      	ldr	r2, [pc, #104]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 800098c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000990:	6593      	str	r3, [r2, #88]	@ 0x58
 8000992:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 8000994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099e:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	4a14      	ldr	r2, [pc, #80]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <HAL_UART_MspInit+0x100>)
 80009ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009b6:	230c      	movs	r3, #12
 80009b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009c6:	2307      	movs	r3, #7
 80009c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009d4:	f000 fa64 	bl	8000ea0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009d8:	2200      	movs	r2, #0
 80009da:	2100      	movs	r1, #0
 80009dc:	2026      	movs	r0, #38	@ 0x26
 80009de:	f000 f9aa 	bl	8000d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009e2:	2026      	movs	r0, #38	@ 0x26
 80009e4:	f000 f9c3 	bl	8000d6e <HAL_NVIC_EnableIRQ>
}
 80009e8:	bf00      	nop
 80009ea:	3730      	adds	r7, #48	@ 0x30
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40013800 	.word	0x40013800
 80009f4:	40021000 	.word	0x40021000
 80009f8:	40004400 	.word	0x40004400

080009fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a34 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a00:	f7ff fee6 	bl	80007d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a04:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a06:	e003      	b.n	8000a10 <LoopCopyDataInit>

08000a08 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000a08:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000a0a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000a0c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000a0e:	3104      	adds	r1, #4

08000a10 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000a10:	480a      	ldr	r0, [pc, #40]	@ (8000a3c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000a12:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000a14:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000a16:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000a18:	d3f6      	bcc.n	8000a08 <CopyDataInit>
	ldr	r2, =_sbss
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000a1c:	e002      	b.n	8000a24 <LoopFillZerobss>

08000a1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000a1e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000a20:	f842 3b04 	str.w	r3, [r2], #4

08000a24 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000a24:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <LoopForever+0x16>)
	cmp	r2, r3
 8000a26:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000a28:	d3f9      	bcc.n	8000a1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a2a:	f003 fb5b 	bl	80040e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a2e:	f7ff fdd5 	bl	80005dc <main>

08000a32 <LoopForever>:

LoopForever:
    b LoopForever
 8000a32:	e7fe      	b.n	8000a32 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a34:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8000a38:	08004260 	.word	0x08004260
	ldr	r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000a40:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000a44:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000a48:	20000744 	.word	0x20000744

08000a4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a4c:	e7fe      	b.n	8000a4c <ADC1_IRQHandler>

08000a4e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b082      	sub	sp, #8
 8000a52:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a54:	2300      	movs	r3, #0
 8000a56:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a58:	2003      	movs	r0, #3
 8000a5a:	f000 f961 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f000 f80e 	bl	8000a80 <HAL_InitTick>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d002      	beq.n	8000a70 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	71fb      	strb	r3, [r7, #7]
 8000a6e:	e001      	b.n	8000a74 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a70:	f7ff fe44 	bl	80006fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a74:	79fb      	ldrb	r3, [r7, #7]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a8c:	4b17      	ldr	r3, [pc, #92]	@ (8000aec <HAL_InitTick+0x6c>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d023      	beq.n	8000adc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a94:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <HAL_InitTick+0x70>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <HAL_InitTick+0x6c>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f96d 	bl	8000d8a <HAL_SYSTICK_Config>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d10f      	bne.n	8000ad6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2b0f      	cmp	r3, #15
 8000aba:	d809      	bhi.n	8000ad0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000abc:	2200      	movs	r2, #0
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac4:	f000 f937 	bl	8000d36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <HAL_InitTick+0x74>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6013      	str	r3, [r2, #0]
 8000ace:	e007      	b.n	8000ae0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	73fb      	strb	r3, [r7, #15]
 8000ad4:	e004      	b.n	8000ae0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	73fb      	strb	r3, [r7, #15]
 8000ada:	e001      	b.n	8000ae0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000adc:	2301      	movs	r3, #1
 8000ade:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000008 	.word	0x20000008
 8000af0:	20000000 	.word	0x20000000
 8000af4:	20000004 	.word	0x20000004

08000af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <HAL_IncTick+0x20>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	461a      	mov	r2, r3
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_IncTick+0x24>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <HAL_IncTick+0x24>)
 8000b0a:	6013      	str	r3, [r2, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	20000130 	.word	0x20000130

08000b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return uwTick;
 8000b24:	4b03      	ldr	r3, [pc, #12]	@ (8000b34 <HAL_GetTick+0x14>)
 8000b26:	681b      	ldr	r3, [r3, #0]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	20000130 	.word	0x20000130

08000b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b40:	f7ff ffee 	bl	8000b20 <HAL_GetTick>
 8000b44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b50:	d005      	beq.n	8000b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b52:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <HAL_Delay+0x44>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	461a      	mov	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b5e:	bf00      	nop
 8000b60:	f7ff ffde 	bl	8000b20 <HAL_GetTick>
 8000b64:	4602      	mov	r2, r0
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	1ad3      	subs	r3, r2, r3
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d8f7      	bhi.n	8000b60 <HAL_Delay+0x28>
  {
  }
}
 8000b70:	bf00      	nop
 8000b72:	bf00      	nop
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000008 	.word	0x20000008

08000b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f003 0307 	and.w	r3, r3, #7
 8000b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b90:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b96:	68ba      	ldr	r2, [r7, #8]
 8000b98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb2:	4a04      	ldr	r2, [pc, #16]	@ (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	60d3      	str	r3, [r2, #12]
}
 8000bb8:	bf00      	nop
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bcc:	4b04      	ldr	r3, [pc, #16]	@ (8000be0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	f003 0307 	and.w	r3, r3, #7
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	db0b      	blt.n	8000c0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	f003 021f 	and.w	r2, r3, #31
 8000bfc:	4907      	ldr	r1, [pc, #28]	@ (8000c1c <__NVIC_EnableIRQ+0x38>)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	095b      	lsrs	r3, r3, #5
 8000c04:	2001      	movs	r0, #1
 8000c06:	fa00 f202 	lsl.w	r2, r0, r2
 8000c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000e100 	.word	0xe000e100

08000c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db0a      	blt.n	8000c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	490c      	ldr	r1, [pc, #48]	@ (8000c6c <__NVIC_SetPriority+0x4c>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	0112      	lsls	r2, r2, #4
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	440b      	add	r3, r1
 8000c44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c48:	e00a      	b.n	8000c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4908      	ldr	r1, [pc, #32]	@ (8000c70 <__NVIC_SetPriority+0x50>)
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	3b04      	subs	r3, #4
 8000c58:	0112      	lsls	r2, r2, #4
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	440b      	add	r3, r1
 8000c5e:	761a      	strb	r2, [r3, #24]
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000e100 	.word	0xe000e100
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b089      	sub	sp, #36	@ 0x24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f1c3 0307 	rsb	r3, r3, #7
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	bf28      	it	cs
 8000c92:	2304      	movcs	r3, #4
 8000c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	2b06      	cmp	r3, #6
 8000c9c:	d902      	bls.n	8000ca4 <NVIC_EncodePriority+0x30>
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	3b03      	subs	r3, #3
 8000ca2:	e000      	b.n	8000ca6 <NVIC_EncodePriority+0x32>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	401a      	ands	r2, r3
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	43d9      	mvns	r1, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ccc:	4313      	orrs	r3, r2
         );
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3724      	adds	r7, #36	@ 0x24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cec:	d301      	bcc.n	8000cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e00f      	b.n	8000d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <SysTick_Config+0x40>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cfa:	210f      	movs	r1, #15
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d00:	f7ff ff8e 	bl	8000c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d04:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <SysTick_Config+0x40>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d0a:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <SysTick_Config+0x40>)
 8000d0c:	2207      	movs	r2, #7
 8000d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	e000e010 	.word	0xe000e010

08000d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff29 	bl	8000b80 <__NVIC_SetPriorityGrouping>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b086      	sub	sp, #24
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d48:	f7ff ff3e 	bl	8000bc8 <__NVIC_GetPriorityGrouping>
 8000d4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	68b9      	ldr	r1, [r7, #8]
 8000d52:	6978      	ldr	r0, [r7, #20]
 8000d54:	f7ff ff8e 	bl	8000c74 <NVIC_EncodePriority>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d5e:	4611      	mov	r1, r2
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ff5d 	bl	8000c20 <__NVIC_SetPriority>
}
 8000d66:	bf00      	nop
 8000d68:	3718      	adds	r7, #24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	4603      	mov	r3, r0
 8000d76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff ff31 	bl	8000be4 <__NVIC_EnableIRQ>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffa2 	bl	8000cdc <SysTick_Config>
 8000d98:	4603      	mov	r3, r0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b085      	sub	sp, #20
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000daa:	2300      	movs	r3, #0
 8000dac:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d008      	beq.n	8000dcc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2204      	movs	r2, #4
 8000dbe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e022      	b.n	8000e12 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f022 020e 	bic.w	r2, r2, #14
 8000dda:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f022 0201 	bic.w	r2, r2, #1
 8000dea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df0:	f003 021c 	and.w	r2, r3, #28
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df8:	2101      	movs	r1, #1
 8000dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8000dfe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2201      	movs	r2, #1
 8000e04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b084      	sub	sp, #16
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e26:	2300      	movs	r3, #0
 8000e28:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d005      	beq.n	8000e42 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2204      	movs	r2, #4
 8000e3a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	73fb      	strb	r3, [r7, #15]
 8000e40:	e029      	b.n	8000e96 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f022 020e 	bic.w	r2, r2, #14
 8000e50:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f022 0201 	bic.w	r2, r2, #1
 8000e60:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e66:	f003 021c 	and.w	r2, r3, #28
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fa01 f202 	lsl.w	r2, r1, r2
 8000e74:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d003      	beq.n	8000e96 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	4798      	blx	r3
    }
  }
  return status;
 8000e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eae:	e148      	b.n	8001142 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f000 813a 	beq.w	800113c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d00b      	beq.n	8000ee8 <HAL_GPIO_Init+0x48>
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d007      	beq.n	8000ee8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000edc:	2b11      	cmp	r3, #17
 8000ede:	d003      	beq.n	8000ee8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	2b12      	cmp	r3, #18
 8000ee6:	d130      	bne.n	8000f4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f1e:	2201      	movs	r2, #1
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	f003 0201 	and.w	r2, r3, #1
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	2203      	movs	r2, #3
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	689a      	ldr	r2, [r3, #8]
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d003      	beq.n	8000f8a <HAL_GPIO_Init+0xea>
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b12      	cmp	r3, #18
 8000f88:	d123      	bne.n	8000fd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	08da      	lsrs	r2, r3, #3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	3208      	adds	r2, #8
 8000f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	220f      	movs	r2, #15
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4013      	ands	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	691a      	ldr	r2, [r3, #16]
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	08da      	lsrs	r2, r3, #3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3208      	adds	r2, #8
 8000fcc:	6939      	ldr	r1, [r7, #16]
 8000fce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	2203      	movs	r2, #3
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f003 0203 	and.w	r2, r3, #3
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100e:	2b00      	cmp	r3, #0
 8001010:	f000 8094 	beq.w	800113c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001014:	4b52      	ldr	r3, [pc, #328]	@ (8001160 <HAL_GPIO_Init+0x2c0>)
 8001016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001018:	4a51      	ldr	r2, [pc, #324]	@ (8001160 <HAL_GPIO_Init+0x2c0>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001020:	4b4f      	ldr	r3, [pc, #316]	@ (8001160 <HAL_GPIO_Init+0x2c0>)
 8001022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800102c:	4a4d      	ldr	r2, [pc, #308]	@ (8001164 <HAL_GPIO_Init+0x2c4>)
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	089b      	lsrs	r3, r3, #2
 8001032:	3302      	adds	r3, #2
 8001034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001038:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	f003 0303 	and.w	r3, r3, #3
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	220f      	movs	r2, #15
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4013      	ands	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001056:	d00d      	beq.n	8001074 <HAL_GPIO_Init+0x1d4>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4a43      	ldr	r2, [pc, #268]	@ (8001168 <HAL_GPIO_Init+0x2c8>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d007      	beq.n	8001070 <HAL_GPIO_Init+0x1d0>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a42      	ldr	r2, [pc, #264]	@ (800116c <HAL_GPIO_Init+0x2cc>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d101      	bne.n	800106c <HAL_GPIO_Init+0x1cc>
 8001068:	2302      	movs	r3, #2
 800106a:	e004      	b.n	8001076 <HAL_GPIO_Init+0x1d6>
 800106c:	2307      	movs	r3, #7
 800106e:	e002      	b.n	8001076 <HAL_GPIO_Init+0x1d6>
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <HAL_GPIO_Init+0x1d6>
 8001074:	2300      	movs	r3, #0
 8001076:	697a      	ldr	r2, [r7, #20]
 8001078:	f002 0203 	and.w	r2, r2, #3
 800107c:	0092      	lsls	r2, r2, #2
 800107e:	4093      	lsls	r3, r2
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	4313      	orrs	r3, r2
 8001084:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001086:	4937      	ldr	r1, [pc, #220]	@ (8001164 <HAL_GPIO_Init+0x2c4>)
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	089b      	lsrs	r3, r3, #2
 800108c:	3302      	adds	r3, #2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001094:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	43db      	mvns	r3, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d003      	beq.n	80010b8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80010be:	4b2c      	ldr	r3, [pc, #176]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4313      	orrs	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010e2:	4a23      	ldr	r2, [pc, #140]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010e8:	4b21      	ldr	r3, [pc, #132]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800110c:	4a18      	ldr	r2, [pc, #96]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	43db      	mvns	r3, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4313      	orrs	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001136:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <HAL_GPIO_Init+0x2d0>)
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	3301      	adds	r3, #1
 8001140:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	fa22 f303 	lsr.w	r3, r2, r3
 800114c:	2b00      	cmp	r3, #0
 800114e:	f47f aeaf 	bne.w	8000eb0 <HAL_GPIO_Init+0x10>
  }
}
 8001152:	bf00      	nop
 8001154:	bf00      	nop
 8001156:	371c      	adds	r7, #28
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	40021000 	.word	0x40021000
 8001164:	40010000 	.word	0x40010000
 8001168:	48000400 	.word	0x48000400
 800116c:	48000800 	.word	0x48000800
 8001170:	40010400 	.word	0x40010400

08001174 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	807b      	strh	r3, [r7, #2]
 8001180:	4613      	mov	r3, r2
 8001182:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001184:	787b      	ldrb	r3, [r7, #1]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d003      	beq.n	8001192 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800118a:	887a      	ldrh	r2, [r7, #2]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001190:	e002      	b.n	8001198 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001192:	887a      	ldrh	r2, [r7, #2]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011a8:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <HAL_PWREx_GetVoltageRange+0x18>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40007000 	.word	0x40007000

080011c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011ce:	d130      	bne.n	8001232 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011d0:	4b23      	ldr	r3, [pc, #140]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011dc:	d038      	beq.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001264 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2232      	movs	r2, #50	@ 0x32
 80011f4:	fb02 f303 	mul.w	r3, r2, r3
 80011f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001268 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80011fa:	fba2 2303 	umull	r2, r3, r2, r3
 80011fe:	0c9b      	lsrs	r3, r3, #18
 8001200:	3301      	adds	r3, #1
 8001202:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001204:	e002      	b.n	800120c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	3b01      	subs	r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800120c:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001218:	d102      	bne.n	8001220 <HAL_PWREx_ControlVoltageScaling+0x60>
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1f2      	bne.n	8001206 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001220:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800122c:	d110      	bne.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e00f      	b.n	8001252 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800123a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800123e:	d007      	beq.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001240:	4b07      	ldr	r3, [pc, #28]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001248:	4a05      	ldr	r2, [pc, #20]	@ (8001260 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800124a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800124e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	40007000 	.word	0x40007000
 8001264:	20000000 	.word	0x20000000
 8001268:	431bde83 	.word	0x431bde83

0800126c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d102      	bne.n	8001280 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	f000 bc10 	b.w	8001aa0 <HAL_RCC_OscConfig+0x834>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001280:	4b96      	ldr	r3, [pc, #600]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f003 030c 	and.w	r3, r3, #12
 8001288:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800128a:	4b94      	ldr	r3, [pc, #592]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0310 	and.w	r3, r3, #16
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 80e4 	beq.w	800146a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d007      	beq.n	80012b8 <HAL_RCC_OscConfig+0x4c>
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	2b0c      	cmp	r3, #12
 80012ac:	f040 808b 	bne.w	80013c6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	f040 8087 	bne.w	80013c6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012b8:	4b88      	ldr	r3, [pc, #544]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d005      	beq.n	80012d0 <HAL_RCC_OscConfig+0x64>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d101      	bne.n	80012d0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e3e7      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a1a      	ldr	r2, [r3, #32]
 80012d4:	4b81      	ldr	r3, [pc, #516]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0308 	and.w	r3, r3, #8
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d004      	beq.n	80012ea <HAL_RCC_OscConfig+0x7e>
 80012e0:	4b7e      	ldr	r3, [pc, #504]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012e8:	e005      	b.n	80012f6 <HAL_RCC_OscConfig+0x8a>
 80012ea:	4b7c      	ldr	r3, [pc, #496]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80012ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012f0:	091b      	lsrs	r3, r3, #4
 80012f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d223      	bcs.n	8001342 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a1b      	ldr	r3, [r3, #32]
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 fd7a 	bl	8001df8 <RCC_SetFlashLatencyFromMSIRange>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e3c8      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800130e:	4b73      	ldr	r3, [pc, #460]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a72      	ldr	r2, [pc, #456]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001314:	f043 0308 	orr.w	r3, r3, #8
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	4b70      	ldr	r3, [pc, #448]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a1b      	ldr	r3, [r3, #32]
 8001326:	496d      	ldr	r1, [pc, #436]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001328:	4313      	orrs	r3, r2
 800132a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800132c:	4b6b      	ldr	r3, [pc, #428]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	69db      	ldr	r3, [r3, #28]
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	4968      	ldr	r1, [pc, #416]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]
 8001340:	e025      	b.n	800138e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001342:	4b66      	ldr	r3, [pc, #408]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a65      	ldr	r2, [pc, #404]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001348:	f043 0308 	orr.w	r3, r3, #8
 800134c:	6013      	str	r3, [r2, #0]
 800134e:	4b63      	ldr	r3, [pc, #396]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	4960      	ldr	r1, [pc, #384]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800135c:	4313      	orrs	r3, r2
 800135e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001360:	4b5e      	ldr	r3, [pc, #376]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	495b      	ldr	r1, [pc, #364]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001370:	4313      	orrs	r3, r2
 8001372:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d109      	bne.n	800138e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6a1b      	ldr	r3, [r3, #32]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fd3a 	bl	8001df8 <RCC_SetFlashLatencyFromMSIRange>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e388      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800138e:	f000 fc6f 	bl	8001c70 <HAL_RCC_GetSysClockFreq>
 8001392:	4602      	mov	r2, r0
 8001394:	4b51      	ldr	r3, [pc, #324]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	091b      	lsrs	r3, r3, #4
 800139a:	f003 030f 	and.w	r3, r3, #15
 800139e:	4950      	ldr	r1, [pc, #320]	@ (80014e0 <HAL_RCC_OscConfig+0x274>)
 80013a0:	5ccb      	ldrb	r3, [r1, r3]
 80013a2:	f003 031f 	and.w	r3, r3, #31
 80013a6:	fa22 f303 	lsr.w	r3, r2, r3
 80013aa:	4a4e      	ldr	r2, [pc, #312]	@ (80014e4 <HAL_RCC_OscConfig+0x278>)
 80013ac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013ae:	4b4e      	ldr	r3, [pc, #312]	@ (80014e8 <HAL_RCC_OscConfig+0x27c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fb64 	bl	8000a80 <HAL_InitTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d052      	beq.n	8001468 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	e36c      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d032      	beq.n	8001434 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013ce:	4b43      	ldr	r3, [pc, #268]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a42      	ldr	r2, [pc, #264]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013da:	f7ff fba1 	bl	8000b20 <HAL_GetTick>
 80013de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013e0:	e008      	b.n	80013f4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013e2:	f7ff fb9d 	bl	8000b20 <HAL_GetTick>
 80013e6:	4602      	mov	r2, r0
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d901      	bls.n	80013f4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	e355      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013f4:	4b39      	ldr	r3, [pc, #228]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0302 	and.w	r3, r3, #2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0f0      	beq.n	80013e2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001400:	4b36      	ldr	r3, [pc, #216]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a35      	ldr	r2, [pc, #212]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001406:	f043 0308 	orr.w	r3, r3, #8
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b33      	ldr	r3, [pc, #204]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	4930      	ldr	r1, [pc, #192]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800141a:	4313      	orrs	r3, r2
 800141c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800141e:	4b2f      	ldr	r3, [pc, #188]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	492b      	ldr	r1, [pc, #172]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800142e:	4313      	orrs	r3, r2
 8001430:	604b      	str	r3, [r1, #4]
 8001432:	e01a      	b.n	800146a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001434:	4b29      	ldr	r3, [pc, #164]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a28      	ldr	r2, [pc, #160]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800143a:	f023 0301 	bic.w	r3, r3, #1
 800143e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001440:	f7ff fb6e 	bl	8000b20 <HAL_GetTick>
 8001444:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001448:	f7ff fb6a 	bl	8000b20 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b02      	cmp	r3, #2
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e322      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800145a:	4b20      	ldr	r3, [pc, #128]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0x1dc>
 8001466:	e000      	b.n	800146a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001468:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	2b00      	cmp	r3, #0
 8001474:	d073      	beq.n	800155e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	2b08      	cmp	r3, #8
 800147a:	d005      	beq.n	8001488 <HAL_RCC_OscConfig+0x21c>
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	2b0c      	cmp	r3, #12
 8001480:	d10e      	bne.n	80014a0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2b03      	cmp	r3, #3
 8001486:	d10b      	bne.n	80014a0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001488:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d063      	beq.n	800155c <HAL_RCC_OscConfig+0x2f0>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d15f      	bne.n	800155c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e2ff      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014a8:	d106      	bne.n	80014b8 <HAL_RCC_OscConfig+0x24c>
 80014aa:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a0b      	ldr	r2, [pc, #44]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e025      	b.n	8001504 <HAL_RCC_OscConfig+0x298>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014c0:	d114      	bne.n	80014ec <HAL_RCC_OscConfig+0x280>
 80014c2:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014cc:	6013      	str	r3, [r2, #0]
 80014ce:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a02      	ldr	r2, [pc, #8]	@ (80014dc <HAL_RCC_OscConfig+0x270>)
 80014d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	e013      	b.n	8001504 <HAL_RCC_OscConfig+0x298>
 80014dc:	40021000 	.word	0x40021000
 80014e0:	080041a8 	.word	0x080041a8
 80014e4:	20000000 	.word	0x20000000
 80014e8:	20000004 	.word	0x20000004
 80014ec:	4ba0      	ldr	r3, [pc, #640]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a9f      	ldr	r2, [pc, #636]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a9c      	ldr	r2, [pc, #624]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80014fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d013      	beq.n	8001534 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150c:	f7ff fb08 	bl	8000b20 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001514:	f7ff fb04 	bl	8000b20 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b64      	cmp	r3, #100	@ 0x64
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e2bc      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001526:	4b92      	ldr	r3, [pc, #584]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f0      	beq.n	8001514 <HAL_RCC_OscConfig+0x2a8>
 8001532:	e014      	b.n	800155e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001534:	f7ff faf4 	bl	8000b20 <HAL_GetTick>
 8001538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800153c:	f7ff faf0 	bl	8000b20 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b64      	cmp	r3, #100	@ 0x64
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e2a8      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800154e:	4b88      	ldr	r3, [pc, #544]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1f0      	bne.n	800153c <HAL_RCC_OscConfig+0x2d0>
 800155a:	e000      	b.n	800155e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d060      	beq.n	800162c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	2b04      	cmp	r3, #4
 800156e:	d005      	beq.n	800157c <HAL_RCC_OscConfig+0x310>
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	2b0c      	cmp	r3, #12
 8001574:	d119      	bne.n	80015aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d116      	bne.n	80015aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800157c:	4b7c      	ldr	r3, [pc, #496]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <HAL_RCC_OscConfig+0x328>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e285      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001594:	4b76      	ldr	r3, [pc, #472]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	061b      	lsls	r3, r3, #24
 80015a2:	4973      	ldr	r1, [pc, #460]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015a8:	e040      	b.n	800162c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d023      	beq.n	80015fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015b2:	4b6f      	ldr	r3, [pc, #444]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a6e      	ldr	r2, [pc, #440]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015be:	f7ff faaf 	bl	8000b20 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015c6:	f7ff faab 	bl	8000b20 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e263      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015d8:	4b65      	ldr	r3, [pc, #404]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f0      	beq.n	80015c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e4:	4b62      	ldr	r3, [pc, #392]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	061b      	lsls	r3, r3, #24
 80015f2:	495f      	ldr	r1, [pc, #380]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	604b      	str	r3, [r1, #4]
 80015f8:	e018      	b.n	800162c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a5c      	ldr	r2, [pc, #368]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001606:	f7ff fa8b 	bl	8000b20 <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800160e:	f7ff fa87 	bl	8000b20 <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e23f      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001620:	4b53      	ldr	r3, [pc, #332]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1f0      	bne.n	800160e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	2b00      	cmp	r3, #0
 8001636:	d03c      	beq.n	80016b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d01c      	beq.n	800167a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001640:	4b4b      	ldr	r3, [pc, #300]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001646:	4a4a      	ldr	r2, [pc, #296]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001650:	f7ff fa66 	bl	8000b20 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001658:	f7ff fa62 	bl	8000b20 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e21a      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800166a:	4b41      	ldr	r3, [pc, #260]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800166c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d0ef      	beq.n	8001658 <HAL_RCC_OscConfig+0x3ec>
 8001678:	e01b      	b.n	80016b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800167a:	4b3d      	ldr	r3, [pc, #244]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800167c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001680:	4a3b      	ldr	r2, [pc, #236]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001682:	f023 0301 	bic.w	r3, r3, #1
 8001686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168a:	f7ff fa49 	bl	8000b20 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001692:	f7ff fa45 	bl	8000b20 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e1fd      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016a4:	4b32      	ldr	r3, [pc, #200]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1ef      	bne.n	8001692 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 80a6 	beq.w	800180c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016c0:	2300      	movs	r3, #0
 80016c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80016c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d10d      	bne.n	80016ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016d0:	4b27      	ldr	r3, [pc, #156]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d4:	4a26      	ldr	r2, [pc, #152]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016da:	6593      	str	r3, [r2, #88]	@ 0x58
 80016dc:	4b24      	ldr	r3, [pc, #144]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016e8:	2301      	movs	r3, #1
 80016ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ec:	4b21      	ldr	r3, [pc, #132]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d118      	bne.n	800172a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 80016fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001702:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001704:	f7ff fa0c 	bl	8000b20 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170c:	f7ff fa08 	bl	8000b20 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e1c0      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_RCC_OscConfig+0x508>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f0      	beq.n	800170c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d108      	bne.n	8001744 <HAL_RCC_OscConfig+0x4d8>
 8001732:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001738:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001742:	e029      	b.n	8001798 <HAL_RCC_OscConfig+0x52c>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b05      	cmp	r3, #5
 800174a:	d115      	bne.n	8001778 <HAL_RCC_OscConfig+0x50c>
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800174e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001752:	4a07      	ldr	r2, [pc, #28]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001754:	f043 0304 	orr.w	r3, r3, #4
 8001758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800175c:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 800175e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001762:	4a03      	ldr	r2, [pc, #12]	@ (8001770 <HAL_RCC_OscConfig+0x504>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800176c:	e014      	b.n	8001798 <HAL_RCC_OscConfig+0x52c>
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	40007000 	.word	0x40007000
 8001778:	4b9a      	ldr	r3, [pc, #616]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800177a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800177e:	4a99      	ldr	r2, [pc, #612]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001788:	4b96      	ldr	r3, [pc, #600]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800178a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800178e:	4a95      	ldr	r2, [pc, #596]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001790:	f023 0304 	bic.w	r3, r3, #4
 8001794:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d016      	beq.n	80017ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a0:	f7ff f9be 	bl	8000b20 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017a6:	e00a      	b.n	80017be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a8:	f7ff f9ba 	bl	8000b20 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e170      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017be:	4b89      	ldr	r3, [pc, #548]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80017c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0ed      	beq.n	80017a8 <HAL_RCC_OscConfig+0x53c>
 80017cc:	e015      	b.n	80017fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ce:	f7ff f9a7 	bl	8000b20 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017d4:	e00a      	b.n	80017ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d6:	f7ff f9a3 	bl	8000b20 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e159      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017ec:	4b7d      	ldr	r3, [pc, #500]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80017ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1ed      	bne.n	80017d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017fa:	7ffb      	ldrb	r3, [r7, #31]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d105      	bne.n	800180c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001800:	4b78      	ldr	r3, [pc, #480]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001804:	4a77      	ldr	r2, [pc, #476]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001806:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800180a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0320 	and.w	r3, r3, #32
 8001814:	2b00      	cmp	r3, #0
 8001816:	d03c      	beq.n	8001892 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800181c:	2b00      	cmp	r3, #0
 800181e:	d01c      	beq.n	800185a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001820:	4b70      	ldr	r3, [pc, #448]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001822:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001826:	4a6f      	ldr	r2, [pc, #444]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001830:	f7ff f976 	bl	8000b20 <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001836:	e008      	b.n	800184a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001838:	f7ff f972 	bl	8000b20 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e12a      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800184a:	4b66      	ldr	r3, [pc, #408]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800184c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0ef      	beq.n	8001838 <HAL_RCC_OscConfig+0x5cc>
 8001858:	e01b      	b.n	8001892 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800185a:	4b62      	ldr	r3, [pc, #392]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800185c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001860:	4a60      	ldr	r2, [pc, #384]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001862:	f023 0301 	bic.w	r3, r3, #1
 8001866:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186a:	f7ff f959 	bl	8000b20 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001872:	f7ff f955 	bl	8000b20 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e10d      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001884:	4b57      	ldr	r3, [pc, #348]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001886:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1ef      	bne.n	8001872 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001896:	2b00      	cmp	r3, #0
 8001898:	f000 8101 	beq.w	8001a9e <HAL_RCC_OscConfig+0x832>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	f040 80c9 	bne.w	8001a38 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018a6:	4b4f      	ldr	r3, [pc, #316]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	f003 0203 	and.w	r2, r3, #3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d12c      	bne.n	8001914 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c4:	3b01      	subs	r3, #1
 80018c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d123      	bne.n	8001914 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018d8:	429a      	cmp	r2, r3
 80018da:	d11b      	bne.n	8001914 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d113      	bne.n	8001914 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018f6:	085b      	lsrs	r3, r3, #1
 80018f8:	3b01      	subs	r3, #1
 80018fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d109      	bne.n	8001914 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	085b      	lsrs	r3, r3, #1
 800190c:	3b01      	subs	r3, #1
 800190e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001910:	429a      	cmp	r2, r3
 8001912:	d06b      	beq.n	80019ec <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	2b0c      	cmp	r3, #12
 8001918:	d062      	beq.n	80019e0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800191a:	4b32      	ldr	r3, [pc, #200]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e0ba      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800192a:	4b2e      	ldr	r3, [pc, #184]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a2d      	ldr	r2, [pc, #180]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001930:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001934:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001936:	f7ff f8f3 	bl	8000b20 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800193c:	e008      	b.n	8001950 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800193e:	f7ff f8ef 	bl	8000b20 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e0a7      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001950:	4b24      	ldr	r3, [pc, #144]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f0      	bne.n	800193e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800195c:	4b21      	ldr	r3, [pc, #132]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800195e:	68da      	ldr	r2, [r3, #12]
 8001960:	4b21      	ldr	r3, [pc, #132]	@ (80019e8 <HAL_RCC_OscConfig+0x77c>)
 8001962:	4013      	ands	r3, r2
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800196c:	3a01      	subs	r2, #1
 800196e:	0112      	lsls	r2, r2, #4
 8001970:	4311      	orrs	r1, r2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001976:	0212      	lsls	r2, r2, #8
 8001978:	4311      	orrs	r1, r2
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800197e:	0852      	lsrs	r2, r2, #1
 8001980:	3a01      	subs	r2, #1
 8001982:	0552      	lsls	r2, r2, #21
 8001984:	4311      	orrs	r1, r2
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800198a:	0852      	lsrs	r2, r2, #1
 800198c:	3a01      	subs	r2, #1
 800198e:	0652      	lsls	r2, r2, #25
 8001990:	4311      	orrs	r1, r2
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001996:	06d2      	lsls	r2, r2, #27
 8001998:	430a      	orrs	r2, r1
 800199a:	4912      	ldr	r1, [pc, #72]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 800199c:	4313      	orrs	r3, r2
 800199e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019a0:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a0f      	ldr	r2, [pc, #60]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80019a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019ac:	4b0d      	ldr	r3, [pc, #52]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	4a0c      	ldr	r2, [pc, #48]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80019b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019b8:	f7ff f8b2 	bl	8000b20 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff f8ae 	bl	8000b20 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e066      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <HAL_RCC_OscConfig+0x778>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d0f0      	beq.n	80019c0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019de:	e05e      	b.n	8001a9e <HAL_RCC_OscConfig+0x832>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e05d      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
 80019e4:	40021000 	.word	0x40021000
 80019e8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ec:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d152      	bne.n	8001a9e <HAL_RCC_OscConfig+0x832>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019f8:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a2a      	ldr	r2, [pc, #168]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 80019fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a02:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a04:	4b28      	ldr	r3, [pc, #160]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	4a27      	ldr	r2, [pc, #156]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a0e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a10:	f7ff f886 	bl	8000b20 <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff f882 	bl	8000b20 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e03a      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d0f0      	beq.n	8001a18 <HAL_RCC_OscConfig+0x7ac>
 8001a36:	e032      	b.n	8001a9e <HAL_RCC_OscConfig+0x832>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	2b0c      	cmp	r3, #12
 8001a3c:	d02d      	beq.n	8001a9a <HAL_RCC_OscConfig+0x82e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a19      	ldr	r2, [pc, #100]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a48:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001a4a:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d105      	bne.n	8001a62 <HAL_RCC_OscConfig+0x7f6>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001a56:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	4a13      	ldr	r2, [pc, #76]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a5c:	f023 0303 	bic.w	r3, r3, #3
 8001a60:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001a62:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	4a10      	ldr	r2, [pc, #64]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a68:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8001a6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a70:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a72:	f7ff f855 	bl	8000b20 <HAL_GetTick>
 8001a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a78:	e008      	b.n	8001a8c <HAL_RCC_OscConfig+0x820>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a7a:	f7ff f851 	bl	8000b20 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d901      	bls.n	8001a8c <HAL_RCC_OscConfig+0x820>
          {
            return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e009      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_RCC_OscConfig+0x83c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1f0      	bne.n	8001a7a <HAL_RCC_OscConfig+0x80e>
 8001a98:	e001      	b.n	8001a9e <HAL_RCC_OscConfig+0x832>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <HAL_RCC_OscConfig+0x834>
      }
    }
  }
  return HAL_OK;
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3720      	adds	r7, #32
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40021000 	.word	0x40021000

08001aac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0c8      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac0:	4b66      	ldr	r3, [pc, #408]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d910      	bls.n	8001af0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ace:	4b63      	ldr	r3, [pc, #396]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f023 0207 	bic.w	r2, r3, #7
 8001ad6:	4961      	ldr	r1, [pc, #388]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ade:	4b5f      	ldr	r3, [pc, #380]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d001      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e0b0      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d04c      	beq.n	8001b96 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b03      	cmp	r3, #3
 8001b02:	d107      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b04:	4b56      	ldr	r3, [pc, #344]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d121      	bne.n	8001b54 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e09e      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d107      	bne.n	8001b2c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b1c:	4b50      	ldr	r3, [pc, #320]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d115      	bne.n	8001b54 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e092      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d107      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b34:	4b4a      	ldr	r3, [pc, #296]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0302 	and.w	r3, r3, #2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d109      	bne.n	8001b54 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e086      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b44:	4b46      	ldr	r3, [pc, #280]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e07e      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b54:	4b42      	ldr	r3, [pc, #264]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f023 0203 	bic.w	r2, r3, #3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	493f      	ldr	r1, [pc, #252]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b66:	f7fe ffdb 	bl	8000b20 <HAL_GetTick>
 8001b6a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b6c:	e00a      	b.n	8001b84 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b6e:	f7fe ffd7 	bl	8000b20 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e066      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b84:	4b36      	ldr	r3, [pc, #216]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 020c 	and.w	r2, r3, #12
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d1eb      	bne.n	8001b6e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d008      	beq.n	8001bb4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	492c      	ldr	r1, [pc, #176]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb4:	4b29      	ldr	r3, [pc, #164]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d210      	bcs.n	8001be4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc2:	4b26      	ldr	r3, [pc, #152]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f023 0207 	bic.w	r2, r3, #7
 8001bca:	4924      	ldr	r1, [pc, #144]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd2:	4b22      	ldr	r3, [pc, #136]	@ (8001c5c <HAL_RCC_ClockConfig+0x1b0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d001      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e036      	b.n	8001c52 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	4918      	ldr	r1, [pc, #96]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d009      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c0e:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	4910      	ldr	r1, [pc, #64]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c22:	f000 f825 	bl	8001c70 <HAL_RCC_GetSysClockFreq>
 8001c26:	4602      	mov	r2, r0
 8001c28:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <HAL_RCC_ClockConfig+0x1b4>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	091b      	lsrs	r3, r3, #4
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	490c      	ldr	r1, [pc, #48]	@ (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001c34:	5ccb      	ldrb	r3, [r1, r3]
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c42:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <HAL_RCC_ClockConfig+0x1c0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe ff1a 	bl	8000a80 <HAL_InitTick>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c50:	7afb      	ldrb	r3, [r7, #11]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40022000 	.word	0x40022000
 8001c60:	40021000 	.word	0x40021000
 8001c64:	080041a8 	.word	0x080041a8
 8001c68:	20000000 	.word	0x20000000
 8001c6c:	20000004 	.word	0x20000004

08001c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b089      	sub	sp, #36	@ 0x24
 8001c74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c88:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_RCC_GetSysClockFreq+0x34>
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	2b0c      	cmp	r3, #12
 8001c9c:	d121      	bne.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d11e      	bne.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ca4:	4b34      	ldr	r3, [pc, #208]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d107      	bne.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cb0:	4b31      	ldr	r3, [pc, #196]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cb6:	0a1b      	lsrs	r3, r3, #8
 8001cb8:	f003 030f 	and.w	r3, r3, #15
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	e005      	b.n	8001ccc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ccc:	4a2b      	ldr	r2, [pc, #172]	@ (8001d7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10d      	bne.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ce0:	e00a      	b.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d102      	bne.n	8001cee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ce8:	4b25      	ldr	r3, [pc, #148]	@ (8001d80 <HAL_RCC_GetSysClockFreq+0x110>)
 8001cea:	61bb      	str	r3, [r7, #24]
 8001cec:	e004      	b.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	2b08      	cmp	r3, #8
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cf4:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cf6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	2b0c      	cmp	r3, #12
 8001cfc:	d134      	bne.n	8001d68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d003      	beq.n	8001d16 <HAL_RCC_GetSysClockFreq+0xa6>
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d003      	beq.n	8001d1c <HAL_RCC_GetSysClockFreq+0xac>
 8001d14:	e005      	b.n	8001d22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d16:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d18:	617b      	str	r3, [r7, #20]
      break;
 8001d1a:	e005      	b.n	8001d28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d1c:	4b19      	ldr	r3, [pc, #100]	@ (8001d84 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d1e:	617b      	str	r3, [r7, #20]
      break;
 8001d20:	e002      	b.n	8001d28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	617b      	str	r3, [r7, #20]
      break;
 8001d26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d28:	4b13      	ldr	r3, [pc, #76]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	091b      	lsrs	r3, r3, #4
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	3301      	adds	r3, #1
 8001d34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d36:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	0a1b      	lsrs	r3, r3, #8
 8001d3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	fb03 f202 	mul.w	r2, r3, r2
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	0e5b      	lsrs	r3, r3, #25
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	3301      	adds	r3, #1
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d68:	69bb      	ldr	r3, [r7, #24]
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3724      	adds	r7, #36	@ 0x24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	080041c0 	.word	0x080041c0
 8001d80:	00f42400 	.word	0x00f42400
 8001d84:	007a1200 	.word	0x007a1200

08001d88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	@ (8001d9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000000 	.word	0x20000000

08001da0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001da4:	f7ff fff0 	bl	8001d88 <HAL_RCC_GetHCLKFreq>
 8001da8:	4602      	mov	r2, r0
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	0a1b      	lsrs	r3, r3, #8
 8001db0:	f003 0307 	and.w	r3, r3, #7
 8001db4:	4904      	ldr	r1, [pc, #16]	@ (8001dc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001db6:	5ccb      	ldrb	r3, [r1, r3]
 8001db8:	f003 031f 	and.w	r3, r3, #31
 8001dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	080041b8 	.word	0x080041b8

08001dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001dd0:	f7ff ffda 	bl	8001d88 <HAL_RCC_GetHCLKFreq>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	0adb      	lsrs	r3, r3, #11
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	4904      	ldr	r1, [pc, #16]	@ (8001df4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001de2:	5ccb      	ldrb	r3, [r1, r3]
 8001de4:	f003 031f 	and.w	r3, r3, #31
 8001de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40021000 	.word	0x40021000
 8001df4:	080041b8 	.word	0x080041b8

08001df8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e00:	2300      	movs	r3, #0
 8001e02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e04:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e10:	f7ff f9c8 	bl	80011a4 <HAL_PWREx_GetVoltageRange>
 8001e14:	6178      	str	r0, [r7, #20]
 8001e16:	e014      	b.n	8001e42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e18:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1c:	4a24      	ldr	r2, [pc, #144]	@ (8001eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e22:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e24:	4b22      	ldr	r3, [pc, #136]	@ (8001eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e30:	f7ff f9b8 	bl	80011a4 <HAL_PWREx_GetVoltageRange>
 8001e34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e36:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e40:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e48:	d10b      	bne.n	8001e62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2b80      	cmp	r3, #128	@ 0x80
 8001e4e:	d919      	bls.n	8001e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e54:	d902      	bls.n	8001e5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e56:	2302      	movs	r3, #2
 8001e58:	613b      	str	r3, [r7, #16]
 8001e5a:	e013      	b.n	8001e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	e010      	b.n	8001e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b80      	cmp	r3, #128	@ 0x80
 8001e66:	d902      	bls.n	8001e6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e68:	2303      	movs	r3, #3
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	e00a      	b.n	8001e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b80      	cmp	r3, #128	@ 0x80
 8001e72:	d102      	bne.n	8001e7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e74:	2302      	movs	r3, #2
 8001e76:	613b      	str	r3, [r7, #16]
 8001e78:	e004      	b.n	8001e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b70      	cmp	r3, #112	@ 0x70
 8001e7e:	d101      	bne.n	8001e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e80:	2301      	movs	r3, #1
 8001e82:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f023 0207 	bic.w	r2, r3, #7
 8001e8c:	4909      	ldr	r1, [pc, #36]	@ (8001eb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e94:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d001      	beq.n	8001ea6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	40022000 	.word	0x40022000

08001eb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d031      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001edc:	d01a      	beq.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001ede:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001ee2:	d814      	bhi.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d009      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001ee8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001eec:	d10f      	bne.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001eee:	4b5d      	ldr	r3, [pc, #372]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	4a5c      	ldr	r2, [pc, #368]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001efa:	e00c      	b.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3304      	adds	r3, #4
 8001f00:	2100      	movs	r1, #0
 8001f02:	4618      	mov	r0, r3
 8001f04:	f000 f9ce 	bl	80022a4 <RCCEx_PLLSAI1_Config>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f0c:	e003      	b.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	74fb      	strb	r3, [r7, #19]
      break;
 8001f12:	e000      	b.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001f14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f16:	7cfb      	ldrb	r3, [r7, #19]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10b      	bne.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f1c:	4b51      	ldr	r3, [pc, #324]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f2a:	494e      	ldr	r1, [pc, #312]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f32:	e001      	b.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f34:	7cfb      	ldrb	r3, [r7, #19]
 8001f36:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 809e 	beq.w	8002082 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f46:	2300      	movs	r3, #0
 8001f48:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f4a:	4b46      	ldr	r3, [pc, #280]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001f56:	2301      	movs	r3, #1
 8001f58:	e000      	b.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00d      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f60:	4b40      	ldr	r3, [pc, #256]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f64:	4a3f      	ldr	r2, [pc, #252]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6c:	4b3d      	ldr	r3, [pc, #244]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a39      	ldr	r2, [pc, #228]	@ (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f88:	f7fe fdca 	bl	8000b20 <HAL_GetTick>
 8001f8c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f8e:	e009      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f90:	f7fe fdc6 	bl	8000b20 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d902      	bls.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	74fb      	strb	r3, [r7, #19]
        break;
 8001fa2:	e005      	b.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fa4:	4b30      	ldr	r3, [pc, #192]	@ (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0ef      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8001fb0:	7cfb      	ldrb	r3, [r7, #19]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d15a      	bne.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fb6:	4b2b      	ldr	r3, [pc, #172]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fc0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d01e      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d019      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fd2:	4b24      	ldr	r3, [pc, #144]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fdc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fde:	4b21      	ldr	r3, [pc, #132]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fe6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fee:	4b1d      	ldr	r3, [pc, #116]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ff6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ffa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ffe:	4a19      	ldr	r2, [pc, #100]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	f003 0301 	and.w	r3, r3, #1
 800200c:	2b00      	cmp	r3, #0
 800200e:	d016      	beq.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002010:	f7fe fd86 	bl	8000b20 <HAL_GetTick>
 8002014:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002016:	e00b      	b.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002018:	f7fe fd82 	bl	8000b20 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002026:	4293      	cmp	r3, r2
 8002028:	d902      	bls.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	74fb      	strb	r3, [r7, #19]
            break;
 800202e:	e006      	b.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002030:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d0ec      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800203e:	7cfb      	ldrb	r3, [r7, #19]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10b      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002044:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800204a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002052:	4904      	ldr	r1, [pc, #16]	@ (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002054:	4313      	orrs	r3, r2
 8002056:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800205a:	e009      	b.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800205c:	7cfb      	ldrb	r3, [r7, #19]
 800205e:	74bb      	strb	r3, [r7, #18]
 8002060:	e006      	b.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800206c:	7cfb      	ldrb	r3, [r7, #19]
 800206e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002070:	7c7b      	ldrb	r3, [r7, #17]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d105      	bne.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002076:	4b8a      	ldr	r3, [pc, #552]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207a:	4a89      	ldr	r2, [pc, #548]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800207c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002080:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00a      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800208e:	4b84      	ldr	r3, [pc, #528]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002094:	f023 0203 	bic.w	r2, r3, #3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	4980      	ldr	r1, [pc, #512]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00a      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020b0:	4b7b      	ldr	r3, [pc, #492]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020b6:	f023 020c 	bic.w	r2, r3, #12
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020be:	4978      	ldr	r1, [pc, #480]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0320 	and.w	r3, r3, #32
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d00a      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020d2:	4b73      	ldr	r3, [pc, #460]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e0:	496f      	ldr	r1, [pc, #444]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00a      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80020f4:	4b6a      	ldr	r3, [pc, #424]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020fa:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002102:	4967      	ldr	r1, [pc, #412]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002104:	4313      	orrs	r3, r2
 8002106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00a      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002116:	4b62      	ldr	r3, [pc, #392]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800211c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002124:	495e      	ldr	r1, [pc, #376]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002126:	4313      	orrs	r3, r2
 8002128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00a      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002138:	4b59      	ldr	r3, [pc, #356]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002146:	4956      	ldr	r1, [pc, #344]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002148:	4313      	orrs	r3, r2
 800214a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800215a:	4b51      	ldr	r3, [pc, #324]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800215c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002160:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	494d      	ldr	r1, [pc, #308]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800216a:	4313      	orrs	r3, r2
 800216c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d028      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800217c:	4b48      	ldr	r3, [pc, #288]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002182:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	4945      	ldr	r1, [pc, #276]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800218c:	4313      	orrs	r3, r2
 800218e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800219a:	d106      	bne.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800219c:	4b40      	ldr	r3, [pc, #256]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	4a3f      	ldr	r2, [pc, #252]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021a6:	60d3      	str	r3, [r2, #12]
 80021a8:	e011      	b.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80021b2:	d10c      	bne.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3304      	adds	r3, #4
 80021b8:	2101      	movs	r1, #1
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 f872 	bl	80022a4 <RCCEx_PLLSAI1_Config>
 80021c0:	4603      	mov	r3, r0
 80021c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80021c4:	7cfb      	ldrb	r3, [r7, #19]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80021ca:	7cfb      	ldrb	r3, [r7, #19]
 80021cc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d028      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80021da:	4b31      	ldr	r3, [pc, #196]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e8:	492d      	ldr	r1, [pc, #180]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021f8:	d106      	bne.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021fa:	4b29      	ldr	r3, [pc, #164]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	4a28      	ldr	r2, [pc, #160]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002200:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002204:	60d3      	str	r3, [r2, #12]
 8002206:	e011      	b.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002210:	d10c      	bne.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	3304      	adds	r3, #4
 8002216:	2101      	movs	r1, #1
 8002218:	4618      	mov	r0, r3
 800221a:	f000 f843 	bl	80022a4 <RCCEx_PLLSAI1_Config>
 800221e:	4603      	mov	r3, r0
 8002220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002222:	7cfb      	ldrb	r3, [r7, #19]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d01c      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002238:	4b19      	ldr	r3, [pc, #100]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002246:	4916      	ldr	r1, [pc, #88]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002252:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002256:	d10c      	bne.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3304      	adds	r3, #4
 800225c:	2102      	movs	r1, #2
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f820 	bl	80022a4 <RCCEx_PLLSAI1_Config>
 8002264:	4603      	mov	r3, r0
 8002266:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002268:	7cfb      	ldrb	r3, [r7, #19]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800226e:	7cfb      	ldrb	r3, [r7, #19]
 8002270:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00a      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002284:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228c:	4904      	ldr	r1, [pc, #16]	@ (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800228e:	4313      	orrs	r3, r2
 8002290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002294:	7cbb      	ldrb	r3, [r7, #18]
}
 8002296:	4618      	mov	r0, r3
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000

080022a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80022b2:	4b74      	ldr	r3, [pc, #464]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d018      	beq.n	80022f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80022be:	4b71      	ldr	r3, [pc, #452]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	f003 0203 	and.w	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d10d      	bne.n	80022ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
       ||
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d009      	beq.n	80022ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80022d6:	4b6b      	ldr	r3, [pc, #428]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	091b      	lsrs	r3, r3, #4
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	1c5a      	adds	r2, r3, #1
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
       ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d047      	beq.n	800237a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	73fb      	strb	r3, [r7, #15]
 80022ee:	e044      	b.n	800237a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	d018      	beq.n	800232a <RCCEx_PLLSAI1_Config+0x86>
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d825      	bhi.n	8002348 <RCCEx_PLLSAI1_Config+0xa4>
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d002      	beq.n	8002306 <RCCEx_PLLSAI1_Config+0x62>
 8002300:	2b02      	cmp	r3, #2
 8002302:	d009      	beq.n	8002318 <RCCEx_PLLSAI1_Config+0x74>
 8002304:	e020      	b.n	8002348 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002306:	4b5f      	ldr	r3, [pc, #380]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d11d      	bne.n	800234e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002316:	e01a      	b.n	800234e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002318:	4b5a      	ldr	r3, [pc, #360]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002320:	2b00      	cmp	r3, #0
 8002322:	d116      	bne.n	8002352 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002328:	e013      	b.n	8002352 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800232a:	4b56      	ldr	r3, [pc, #344]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10f      	bne.n	8002356 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002336:	4b53      	ldr	r3, [pc, #332]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d109      	bne.n	8002356 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002346:	e006      	b.n	8002356 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	73fb      	strb	r3, [r7, #15]
      break;
 800234c:	e004      	b.n	8002358 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800234e:	bf00      	nop
 8002350:	e002      	b.n	8002358 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002352:	bf00      	nop
 8002354:	e000      	b.n	8002358 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002356:	bf00      	nop
    }

    if(status == HAL_OK)
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10d      	bne.n	800237a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800235e:	4b49      	ldr	r3, [pc, #292]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6819      	ldr	r1, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	3b01      	subs	r3, #1
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	430b      	orrs	r3, r1
 8002374:	4943      	ldr	r1, [pc, #268]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002376:	4313      	orrs	r3, r2
 8002378:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d17c      	bne.n	800247a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002380:	4b40      	ldr	r3, [pc, #256]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a3f      	ldr	r2, [pc, #252]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002386:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800238a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800238c:	f7fe fbc8 	bl	8000b20 <HAL_GetTick>
 8002390:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002392:	e009      	b.n	80023a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002394:	f7fe fbc4 	bl	8000b20 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d902      	bls.n	80023a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	73fb      	strb	r3, [r7, #15]
        break;
 80023a6:	e005      	b.n	80023b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80023a8:	4b36      	ldr	r3, [pc, #216]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1ef      	bne.n	8002394 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d15f      	bne.n	800247a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d110      	bne.n	80023e2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023c0:	4b30      	ldr	r3, [pc, #192]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80023c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	6892      	ldr	r2, [r2, #8]
 80023d0:	0211      	lsls	r1, r2, #8
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	68d2      	ldr	r2, [r2, #12]
 80023d6:	06d2      	lsls	r2, r2, #27
 80023d8:	430a      	orrs	r2, r1
 80023da:	492a      	ldr	r1, [pc, #168]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023dc:	4313      	orrs	r3, r2
 80023de:	610b      	str	r3, [r1, #16]
 80023e0:	e027      	b.n	8002432 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d112      	bne.n	800240e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023e8:	4b26      	ldr	r3, [pc, #152]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80023f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	6892      	ldr	r2, [r2, #8]
 80023f8:	0211      	lsls	r1, r2, #8
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6912      	ldr	r2, [r2, #16]
 80023fe:	0852      	lsrs	r2, r2, #1
 8002400:	3a01      	subs	r2, #1
 8002402:	0552      	lsls	r2, r2, #21
 8002404:	430a      	orrs	r2, r1
 8002406:	491f      	ldr	r1, [pc, #124]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002408:	4313      	orrs	r3, r2
 800240a:	610b      	str	r3, [r1, #16]
 800240c:	e011      	b.n	8002432 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800240e:	4b1d      	ldr	r3, [pc, #116]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002416:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6892      	ldr	r2, [r2, #8]
 800241e:	0211      	lsls	r1, r2, #8
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6952      	ldr	r2, [r2, #20]
 8002424:	0852      	lsrs	r2, r2, #1
 8002426:	3a01      	subs	r2, #1
 8002428:	0652      	lsls	r2, r2, #25
 800242a:	430a      	orrs	r2, r1
 800242c:	4915      	ldr	r1, [pc, #84]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800242e:	4313      	orrs	r3, r2
 8002430:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002432:	4b14      	ldr	r3, [pc, #80]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a13      	ldr	r2, [pc, #76]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002438:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800243c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243e:	f7fe fb6f 	bl	8000b20 <HAL_GetTick>
 8002442:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002444:	e009      	b.n	800245a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002446:	f7fe fb6b 	bl	8000b20 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d902      	bls.n	800245a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	73fb      	strb	r3, [r7, #15]
          break;
 8002458:	e005      	b.n	8002466 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800245a:	4b0a      	ldr	r3, [pc, #40]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0ef      	beq.n	8002446 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d106      	bne.n	800247a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800246c:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 800246e:	691a      	ldr	r2, [r3, #16]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4903      	ldr	r1, [pc, #12]	@ (8002484 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002476:	4313      	orrs	r3, r2
 8002478:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800247a:	7bfb      	ldrb	r3, [r7, #15]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40021000 	.word	0x40021000

08002488 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e040      	b.n	800251c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d106      	bne.n	80024b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fe fa22 	bl	80008f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2224      	movs	r2, #36	@ 0x24
 80024b4:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UART_DISABLE(huart);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 0201 	bic.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 fb1c 	bl	8002b04 <UART_SetConfig>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d101      	bne.n	80024d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e022      	b.n	800251c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 fd3e 	bl	8002f60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002502:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f042 0201 	orr.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 fdc5 	bl	80030a4 <UART_CheckIdleState>
 800251a:	4603      	mov	r3, r0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	@ 0x28
 8002528:	af02      	add	r7, sp, #8
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	4613      	mov	r3, r2
 8002532:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002538:	2b20      	cmp	r3, #32
 800253a:	f040 8081 	bne.w	8002640 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d002      	beq.n	800254a <HAL_UART_Transmit+0x26>
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e079      	b.n	8002642 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002554:	2b01      	cmp	r3, #1
 8002556:	d101      	bne.n	800255c <HAL_UART_Transmit+0x38>
 8002558:	2302      	movs	r3, #2
 800255a:	e072      	b.n	8002642 <HAL_UART_Transmit+0x11e>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2221      	movs	r2, #33	@ 0x21
 8002570:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002572:	f7fe fad5 	bl	8000b20 <HAL_GetTick>
 8002576:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	88fa      	ldrh	r2, [r7, #6]
 800257c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	88fa      	ldrh	r2, [r7, #6]
 8002584:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002590:	d108      	bne.n	80025a4 <HAL_UART_Transmit+0x80>
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d104      	bne.n	80025a4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	61bb      	str	r3, [r7, #24]
 80025a2:	e003      	b.n	80025ac <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    while (huart->TxXferCount > 0U)
 80025b4:	e02c      	b.n	8002610 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2200      	movs	r2, #0
 80025be:	2180      	movs	r1, #128	@ 0x80
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 fdb8 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e038      	b.n	8002642 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10b      	bne.n	80025ee <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	881a      	ldrh	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025e2:	b292      	uxth	r2, r2
 80025e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	3302      	adds	r3, #2
 80025ea:	61bb      	str	r3, [r7, #24]
 80025ec:	e007      	b.n	80025fe <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	781a      	ldrb	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	3301      	adds	r3, #1
 80025fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002604:	b29b      	uxth	r3, r3
 8002606:	3b01      	subs	r3, #1
 8002608:	b29a      	uxth	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002616:	b29b      	uxth	r3, r3
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1cc      	bne.n	80025b6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	2200      	movs	r2, #0
 8002624:	2140      	movs	r1, #64	@ 0x40
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 fd85 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e005      	b.n	8002642 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2220      	movs	r2, #32
 800263a:	679a      	str	r2, [r3, #120]	@ 0x78

    return HAL_OK;
 800263c:	2300      	movs	r3, #0
 800263e:	e000      	b.n	8002642 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002640:	2302      	movs	r3, #2
  }
}
 8002642:	4618      	mov	r0, r3
 8002644:	3720      	adds	r7, #32
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	4613      	mov	r3, r2
 8002658:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800265e:	2b20      	cmp	r3, #32
 8002660:	d131      	bne.n	80026c6 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <HAL_UART_Receive_IT+0x22>
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e02a      	b.n	80026c8 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_UART_Receive_IT+0x34>
 800267c:	2302      	movs	r3, #2
 800267e:	e023      	b.n	80026c8 <HAL_UART_Receive_IT+0x7c>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a0f      	ldr	r2, [pc, #60]	@ (80026d0 <HAL_UART_Receive_IT+0x84>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d00e      	beq.n	80026b6 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d007      	beq.n	80026b6 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80026b4:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 80026b6:	88fb      	ldrh	r3, [r7, #6]
 80026b8:	461a      	mov	r2, r3
 80026ba:	68b9      	ldr	r1, [r7, #8]
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fdb7 	bl	8003230 <UART_Start_Receive_IT>
 80026c2:	4603      	mov	r3, r0
 80026c4:	e000      	b.n	80026c8 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 80026c6:	2302      	movs	r3, #2
  }
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40008000 	.word	0x40008000

080026d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80026f4:	69fa      	ldr	r2, [r7, #28]
 80026f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80026fa:	4013      	ands	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d113      	bne.n	800272c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f003 0320 	and.w	r3, r3, #32
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00e      	beq.n	800272c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	f003 0320 	and.w	r3, r3, #32
 8002714:	2b00      	cmp	r3, #0
 8002716:	d009      	beq.n	800272c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 81cf 	beq.w	8002ac0 <HAL_UART_IRQHandler+0x3ec>
      {
        huart->RxISR(huart);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	4798      	blx	r3
      }
      return;
 800272a:	e1c9      	b.n	8002ac0 <HAL_UART_IRQHandler+0x3ec>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 80e8 	beq.w	8002904 <HAL_UART_IRQHandler+0x230>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d105      	bne.n	800274a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4b6e      	ldr	r3, [pc, #440]	@ (80028fc <HAL_UART_IRQHandler+0x228>)
 8002742:	4013      	ands	r3, r2
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80dd 	beq.w	8002904 <HAL_UART_IRQHandler+0x230>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d010      	beq.n	8002776 <HAL_UART_IRQHandler+0xa2>
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00b      	beq.n	8002776 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2201      	movs	r2, #1
 8002764:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800276c:	f043 0201 	orr.w	r2, r3, #1
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d010      	beq.n	80027a2 <HAL_UART_IRQHandler+0xce>
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00b      	beq.n	80027a2 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2202      	movs	r2, #2
 8002790:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002798:	f043 0204 	orr.w	r2, r3, #4
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d010      	beq.n	80027ce <HAL_UART_IRQHandler+0xfa>
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2204      	movs	r2, #4
 80027bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027c4:	f043 0202 	orr.w	r2, r3, #2
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f003 0308 	and.w	r3, r3, #8
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d015      	beq.n	8002804 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d104      	bne.n	80027ec <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00b      	beq.n	8002804 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2208      	movs	r2, #8
 80027f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027fa:	f043 0208 	orr.w	r2, r3, #8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800280a:	2b00      	cmp	r3, #0
 800280c:	d011      	beq.n	8002832 <HAL_UART_IRQHandler+0x15e>
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00c      	beq.n	8002832 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002820:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002828:	f043 0220 	orr.w	r2, r3, #32
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 8143 	beq.w	8002ac4 <HAL_UART_IRQHandler+0x3f0>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f003 0320 	and.w	r3, r3, #32
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00c      	beq.n	8002862 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	f003 0320 	and.w	r3, r3, #32
 800284e:	2b00      	cmp	r3, #0
 8002850:	d007      	beq.n	8002862 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002856:	2b00      	cmp	r3, #0
 8002858:	d003      	beq.n	8002862 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002868:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002874:	2b40      	cmp	r3, #64	@ 0x40
 8002876:	d004      	beq.n	8002882 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800287e:	2b00      	cmp	r3, #0
 8002880:	d031      	beq.n	80028e6 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fd5c 	bl	8003340 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002892:	2b40      	cmp	r3, #64	@ 0x40
 8002894:	d123      	bne.n	80028de <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028a4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d013      	beq.n	80028d6 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b2:	4a13      	ldr	r2, [pc, #76]	@ (8002900 <HAL_UART_IRQHandler+0x22c>)
 80028b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fe faaf 	bl	8000e1e <HAL_DMA_Abort_IT>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d017      	beq.n	80028f6 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6f12      	ldr	r2, [r2, #112]	@ 0x70
 80028d0:	4610      	mov	r0, r2
 80028d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d4:	e00f      	b.n	80028f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f001 fa60 	bl	8003d9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028dc:	e00b      	b.n	80028f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f001 fa5c 	bl	8003d9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e4:	e007      	b.n	80028f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f001 fa58 	bl	8003d9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
    return;
 80028f4:	e0e6      	b.n	8002ac4 <HAL_UART_IRQHandler+0x3f0>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f6:	bf00      	nop
    return;
 80028f8:	e0e4      	b.n	8002ac4 <HAL_UART_IRQHandler+0x3f0>
 80028fa:	bf00      	nop
 80028fc:	04000120 	.word	0x04000120
 8002900:	0800339f 	.word	0x0800339f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002908:	2b01      	cmp	r3, #1
 800290a:	f040 80a5 	bne.w	8002a58 <HAL_UART_IRQHandler+0x384>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	f003 0310 	and.w	r3, r3, #16
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 809f 	beq.w	8002a58 <HAL_UART_IRQHandler+0x384>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	f003 0310 	and.w	r3, r3, #16
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 8099 	beq.w	8002a58 <HAL_UART_IRQHandler+0x384>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2210      	movs	r2, #16
 800292c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002938:	2b40      	cmp	r3, #64	@ 0x40
 800293a:	d154      	bne.n	80029e6 <HAL_UART_IRQHandler+0x312>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8002946:	893b      	ldrh	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 80bd 	beq.w	8002ac8 <HAL_UART_IRQHandler+0x3f4>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002954:	893a      	ldrh	r2, [r7, #8]
 8002956:	429a      	cmp	r2, r3
 8002958:	f080 80b6 	bcs.w	8002ac8 <HAL_UART_IRQHandler+0x3f4>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	893a      	ldrh	r2, [r7, #8]
 8002960:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0320 	and.w	r3, r3, #32
 8002970:	2b00      	cmp	r3, #0
 8002972:	d12a      	bne.n	80029ca <HAL_UART_IRQHandler+0x2f6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002982:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0201 	bic.w	r2, r2, #1
 8002992:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029a2:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2220      	movs	r2, #32
 80029a8:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	661a      	str	r2, [r3, #96]	@ 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0210 	bic.w	r2, r2, #16
 80029be:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fe f9ec 	bl	8000da2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	b29b      	uxth	r3, r3
 80029dc:	4619      	mov	r1, r3
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f884 	bl	8002aec <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80029e4:	e070      	b.n	8002ac8 <HAL_UART_IRQHandler+0x3f4>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d063      	beq.n	8002acc <HAL_UART_IRQHandler+0x3f8>
          &&(nb_rx_data > 0U) )
 8002a04:	897b      	ldrh	r3, [r7, #10]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d060      	beq.n	8002acc <HAL_UART_IRQHandler+0x3f8>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8002a18:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0201 	bic.w	r2, r2, #1
 8002a28:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	665a      	str	r2, [r3, #100]	@ 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0210 	bic.w	r2, r2, #16
 8002a4a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002a4c:	897b      	ldrh	r3, [r7, #10]
 8002a4e:	4619      	mov	r1, r3
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 f84b 	bl	8002aec <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002a56:	e039      	b.n	8002acc <HAL_UART_IRQHandler+0x3f8>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00d      	beq.n	8002a7e <HAL_UART_IRQHandler+0x3aa>
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d008      	beq.n	8002a7e <HAL_UART_IRQHandler+0x3aa>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002a74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 fd98 	bl	80035ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002a7c:	e029      	b.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00d      	beq.n	8002aa4 <HAL_UART_IRQHandler+0x3d0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d008      	beq.n	8002aa4 <HAL_UART_IRQHandler+0x3d0>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d01a      	beq.n	8002ad0 <HAL_UART_IRQHandler+0x3fc>
    {
      huart->TxISR(huart);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	4798      	blx	r3
    }
    return;
 8002aa2:	e015      	b.n	8002ad0 <HAL_UART_IRQHandler+0x3fc>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d011      	beq.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00c      	beq.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
  {
    UART_EndTransmit_IT(huart);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 fc86 	bl	80033ca <UART_EndTransmit_IT>
    return;
 8002abe:	e008      	b.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
      return;
 8002ac0:	bf00      	nop
 8002ac2:	e006      	b.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
    return;
 8002ac4:	bf00      	nop
 8002ac6:	e004      	b.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
      return;
 8002ac8:	bf00      	nop
 8002aca:	e002      	b.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
      return;
 8002acc:	bf00      	nop
 8002ace:	e000      	b.n	8002ad2 <HAL_UART_IRQHandler+0x3fe>
    return;
 8002ad0:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8002ad2:	3720      	adds	r7, #32
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b08:	b08a      	sub	sp, #40	@ 0x28
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	431a      	orrs	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	4bb4      	ldr	r3, [pc, #720]	@ (8002e04 <UART_SetConfig+0x300>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	68da      	ldr	r2, [r3, #12]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4aa9      	ldr	r2, [pc, #676]	@ (8002e08 <UART_SetConfig+0x304>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d004      	beq.n	8002b70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b80:	430a      	orrs	r2, r1
 8002b82:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4aa0      	ldr	r2, [pc, #640]	@ (8002e0c <UART_SetConfig+0x308>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d126      	bne.n	8002bdc <UART_SetConfig+0xd8>
 8002b8e:	4ba0      	ldr	r3, [pc, #640]	@ (8002e10 <UART_SetConfig+0x30c>)
 8002b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d81b      	bhi.n	8002bd4 <UART_SetConfig+0xd0>
 8002b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba4 <UART_SetConfig+0xa0>)
 8002b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba2:	bf00      	nop
 8002ba4:	08002bb5 	.word	0x08002bb5
 8002ba8:	08002bc5 	.word	0x08002bc5
 8002bac:	08002bbd 	.word	0x08002bbd
 8002bb0:	08002bcd 	.word	0x08002bcd
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bba:	e080      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bc2:	e07c      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002bc4:	2304      	movs	r3, #4
 8002bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bca:	e078      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002bcc:	2308      	movs	r3, #8
 8002bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bd2:	e074      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bda:	e070      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a8c      	ldr	r2, [pc, #560]	@ (8002e14 <UART_SetConfig+0x310>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d138      	bne.n	8002c58 <UART_SetConfig+0x154>
 8002be6:	4b8a      	ldr	r3, [pc, #552]	@ (8002e10 <UART_SetConfig+0x30c>)
 8002be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bec:	f003 030c 	and.w	r3, r3, #12
 8002bf0:	2b0c      	cmp	r3, #12
 8002bf2:	d82d      	bhi.n	8002c50 <UART_SetConfig+0x14c>
 8002bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8002bfc <UART_SetConfig+0xf8>)
 8002bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfa:	bf00      	nop
 8002bfc:	08002c31 	.word	0x08002c31
 8002c00:	08002c51 	.word	0x08002c51
 8002c04:	08002c51 	.word	0x08002c51
 8002c08:	08002c51 	.word	0x08002c51
 8002c0c:	08002c41 	.word	0x08002c41
 8002c10:	08002c51 	.word	0x08002c51
 8002c14:	08002c51 	.word	0x08002c51
 8002c18:	08002c51 	.word	0x08002c51
 8002c1c:	08002c39 	.word	0x08002c39
 8002c20:	08002c51 	.word	0x08002c51
 8002c24:	08002c51 	.word	0x08002c51
 8002c28:	08002c51 	.word	0x08002c51
 8002c2c:	08002c49 	.word	0x08002c49
 8002c30:	2300      	movs	r3, #0
 8002c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c36:	e042      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002c38:	2302      	movs	r3, #2
 8002c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c3e:	e03e      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002c40:	2304      	movs	r3, #4
 8002c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c46:	e03a      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002c48:	2308      	movs	r3, #8
 8002c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c4e:	e036      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002c50:	2310      	movs	r3, #16
 8002c52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c56:	e032      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e08 <UART_SetConfig+0x304>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d12a      	bne.n	8002cb8 <UART_SetConfig+0x1b4>
 8002c62:	4b6b      	ldr	r3, [pc, #428]	@ (8002e10 <UART_SetConfig+0x30c>)
 8002c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c70:	d01a      	beq.n	8002ca8 <UART_SetConfig+0x1a4>
 8002c72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c76:	d81b      	bhi.n	8002cb0 <UART_SetConfig+0x1ac>
 8002c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c7c:	d00c      	beq.n	8002c98 <UART_SetConfig+0x194>
 8002c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c82:	d815      	bhi.n	8002cb0 <UART_SetConfig+0x1ac>
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d003      	beq.n	8002c90 <UART_SetConfig+0x18c>
 8002c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c8c:	d008      	beq.n	8002ca0 <UART_SetConfig+0x19c>
 8002c8e:	e00f      	b.n	8002cb0 <UART_SetConfig+0x1ac>
 8002c90:	2300      	movs	r3, #0
 8002c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c96:	e012      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002c98:	2302      	movs	r3, #2
 8002c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c9e:	e00e      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002ca0:	2304      	movs	r3, #4
 8002ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ca6:	e00a      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002ca8:	2308      	movs	r3, #8
 8002caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cae:	e006      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002cb0:	2310      	movs	r3, #16
 8002cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cb6:	e002      	b.n	8002cbe <UART_SetConfig+0x1ba>
 8002cb8:	2310      	movs	r3, #16
 8002cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a51      	ldr	r2, [pc, #324]	@ (8002e08 <UART_SetConfig+0x304>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d17a      	bne.n	8002dbe <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002cc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	d824      	bhi.n	8002d1a <UART_SetConfig+0x216>
 8002cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002cd8 <UART_SetConfig+0x1d4>)
 8002cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd6:	bf00      	nop
 8002cd8:	08002cfd 	.word	0x08002cfd
 8002cdc:	08002d1b 	.word	0x08002d1b
 8002ce0:	08002d05 	.word	0x08002d05
 8002ce4:	08002d1b 	.word	0x08002d1b
 8002ce8:	08002d0b 	.word	0x08002d0b
 8002cec:	08002d1b 	.word	0x08002d1b
 8002cf0:	08002d1b 	.word	0x08002d1b
 8002cf4:	08002d1b 	.word	0x08002d1b
 8002cf8:	08002d13 	.word	0x08002d13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cfc:	f7ff f850 	bl	8001da0 <HAL_RCC_GetPCLK1Freq>
 8002d00:	61f8      	str	r0, [r7, #28]
        break;
 8002d02:	e010      	b.n	8002d26 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d04:	4b44      	ldr	r3, [pc, #272]	@ (8002e18 <UART_SetConfig+0x314>)
 8002d06:	61fb      	str	r3, [r7, #28]
        break;
 8002d08:	e00d      	b.n	8002d26 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d0a:	f7fe ffb1 	bl	8001c70 <HAL_RCC_GetSysClockFreq>
 8002d0e:	61f8      	str	r0, [r7, #28]
        break;
 8002d10:	e009      	b.n	8002d26 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d16:	61fb      	str	r3, [r7, #28]
        break;
 8002d18:	e005      	b.n	8002d26 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002d24:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 8109 	beq.w	8002f40 <UART_SetConfig+0x43c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	685a      	ldr	r2, [r3, #4]
 8002d32:	4613      	mov	r3, r2
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	4413      	add	r3, r2
 8002d38:	69fa      	ldr	r2, [r7, #28]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d305      	bcc.n	8002d4a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d44:	69fa      	ldr	r2, [r7, #28]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d903      	bls.n	8002d52 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002d50:	e0f6      	b.n	8002f40 <UART_SetConfig+0x43c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	2200      	movs	r2, #0
 8002d56:	461c      	mov	r4, r3
 8002d58:	4615      	mov	r5, r2
 8002d5a:	f04f 0200 	mov.w	r2, #0
 8002d5e:	f04f 0300 	mov.w	r3, #0
 8002d62:	022b      	lsls	r3, r5, #8
 8002d64:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002d68:	0222      	lsls	r2, r4, #8
 8002d6a:	68f9      	ldr	r1, [r7, #12]
 8002d6c:	6849      	ldr	r1, [r1, #4]
 8002d6e:	0849      	lsrs	r1, r1, #1
 8002d70:	2000      	movs	r0, #0
 8002d72:	4688      	mov	r8, r1
 8002d74:	4681      	mov	r9, r0
 8002d76:	eb12 0a08 	adds.w	sl, r2, r8
 8002d7a:	eb43 0b09 	adc.w	fp, r3, r9
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	603b      	str	r3, [r7, #0]
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d8c:	4650      	mov	r0, sl
 8002d8e:	4659      	mov	r1, fp
 8002d90:	f7fd fa1c 	bl	80001cc <__aeabi_uldivmod>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4613      	mov	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002da2:	d308      	bcc.n	8002db6 <UART_SetConfig+0x2b2>
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002daa:	d204      	bcs.n	8002db6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	60da      	str	r2, [r3, #12]
 8002db4:	e0c4      	b.n	8002f40 <UART_SetConfig+0x43c>
        }
        else
        {
          ret = HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002dbc:	e0c0      	b.n	8002f40 <UART_SetConfig+0x43c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dc6:	d16b      	bne.n	8002ea0 <UART_SetConfig+0x39c>
  {
    switch (clocksource)
 8002dc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	d834      	bhi.n	8002e3a <UART_SetConfig+0x336>
 8002dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd8 <UART_SetConfig+0x2d4>)
 8002dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd6:	bf00      	nop
 8002dd8:	08002dfd 	.word	0x08002dfd
 8002ddc:	08002e1d 	.word	0x08002e1d
 8002de0:	08002e25 	.word	0x08002e25
 8002de4:	08002e3b 	.word	0x08002e3b
 8002de8:	08002e2b 	.word	0x08002e2b
 8002dec:	08002e3b 	.word	0x08002e3b
 8002df0:	08002e3b 	.word	0x08002e3b
 8002df4:	08002e3b 	.word	0x08002e3b
 8002df8:	08002e33 	.word	0x08002e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dfc:	f7fe ffd0 	bl	8001da0 <HAL_RCC_GetPCLK1Freq>
 8002e00:	61f8      	str	r0, [r7, #28]
        break;
 8002e02:	e020      	b.n	8002e46 <UART_SetConfig+0x342>
 8002e04:	efff69f3 	.word	0xefff69f3
 8002e08:	40008000 	.word	0x40008000
 8002e0c:	40013800 	.word	0x40013800
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40004400 	.word	0x40004400
 8002e18:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e1c:	f7fe ffd6 	bl	8001dcc <HAL_RCC_GetPCLK2Freq>
 8002e20:	61f8      	str	r0, [r7, #28]
        break;
 8002e22:	e010      	b.n	8002e46 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e24:	4b4d      	ldr	r3, [pc, #308]	@ (8002f5c <UART_SetConfig+0x458>)
 8002e26:	61fb      	str	r3, [r7, #28]
        break;
 8002e28:	e00d      	b.n	8002e46 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e2a:	f7fe ff21 	bl	8001c70 <HAL_RCC_GetSysClockFreq>
 8002e2e:	61f8      	str	r0, [r7, #28]
        break;
 8002e30:	e009      	b.n	8002e46 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e36:	61fb      	str	r3, [r7, #28]
        break;
 8002e38:	e005      	b.n	8002e46 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002e44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d079      	beq.n	8002f40 <UART_SetConfig+0x43c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	005a      	lsls	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	085b      	lsrs	r3, r3, #1
 8002e56:	441a      	add	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2b0f      	cmp	r3, #15
 8002e68:	d916      	bls.n	8002e98 <UART_SetConfig+0x394>
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e70:	d212      	bcs.n	8002e98 <UART_SetConfig+0x394>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	f023 030f 	bic.w	r3, r3, #15
 8002e7a:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	085b      	lsrs	r3, r3, #1
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	8afb      	ldrh	r3, [r7, #22]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	8afa      	ldrh	r2, [r7, #22]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	e053      	b.n	8002f40 <UART_SetConfig+0x43c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002e9e:	e04f      	b.n	8002f40 <UART_SetConfig+0x43c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002ea0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d828      	bhi.n	8002efa <UART_SetConfig+0x3f6>
 8002ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb0 <UART_SetConfig+0x3ac>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002ed5 	.word	0x08002ed5
 8002eb4:	08002edd 	.word	0x08002edd
 8002eb8:	08002ee5 	.word	0x08002ee5
 8002ebc:	08002efb 	.word	0x08002efb
 8002ec0:	08002eeb 	.word	0x08002eeb
 8002ec4:	08002efb 	.word	0x08002efb
 8002ec8:	08002efb 	.word	0x08002efb
 8002ecc:	08002efb 	.word	0x08002efb
 8002ed0:	08002ef3 	.word	0x08002ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ed4:	f7fe ff64 	bl	8001da0 <HAL_RCC_GetPCLK1Freq>
 8002ed8:	61f8      	str	r0, [r7, #28]
        break;
 8002eda:	e014      	b.n	8002f06 <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002edc:	f7fe ff76 	bl	8001dcc <HAL_RCC_GetPCLK2Freq>
 8002ee0:	61f8      	str	r0, [r7, #28]
        break;
 8002ee2:	e010      	b.n	8002f06 <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8002f5c <UART_SetConfig+0x458>)
 8002ee6:	61fb      	str	r3, [r7, #28]
        break;
 8002ee8:	e00d      	b.n	8002f06 <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eea:	f7fe fec1 	bl	8001c70 <HAL_RCC_GetSysClockFreq>
 8002eee:	61f8      	str	r0, [r7, #28]
        break;
 8002ef0:	e009      	b.n	8002f06 <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ef6:	61fb      	str	r3, [r7, #28]
        break;
 8002ef8:	e005      	b.n	8002f06 <UART_SetConfig+0x402>
      default:
        pclk = 0U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002f04:	bf00      	nop
    }

    if (pclk != 0U)
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d019      	beq.n	8002f40 <UART_SetConfig+0x43c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	085a      	lsrs	r2, r3, #1
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	441a      	add	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	2b0f      	cmp	r3, #15
 8002f26:	d908      	bls.n	8002f3a <UART_SetConfig+0x436>
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f2e:	d204      	bcs.n	8002f3a <UART_SetConfig+0x436>
      {
        huart->Instance->BRR = usartdiv;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	60da      	str	r2, [r3, #12]
 8002f38:	e002      	b.n	8002f40 <UART_SetConfig+0x43c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->TxISR = NULL;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	669a      	str	r2, [r3, #104]	@ 0x68

  return ret;
 8002f4c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3728      	adds	r7, #40	@ 0x28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f5a:	bf00      	nop
 8002f5c:	00f42400 	.word	0x00f42400

08002f60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003016:	f003 0320 	and.w	r3, r3, #32
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800303c:	2b00      	cmp	r3, #0
 800303e:	d01a      	beq.n	8003076 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800305e:	d10a      	bne.n	8003076 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00a      	beq.n	8003098 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  }
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af02      	add	r7, sp, #8
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030b4:	f7fd fd34 	bl	8000b20 <HAL_GetTick>
 80030b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d10e      	bne.n	80030e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f82d 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e023      	b.n	800312e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d10e      	bne.n	8003112 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f817 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e00d      	b.n	800312e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2220      	movs	r2, #32
 8003116:	679a      	str	r2, [r3, #120]	@ 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2220      	movs	r2, #32
 800311c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_UNLOCK(huart);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b084      	sub	sp, #16
 800313a:	af00      	add	r7, sp, #0
 800313c:	60f8      	str	r0, [r7, #12]
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	4613      	mov	r3, r2
 8003144:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003146:	e05e      	b.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800314e:	d05a      	beq.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003150:	f7fd fce6 	bl	8000b20 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	429a      	cmp	r2, r3
 800315e:	d302      	bcc.n	8003166 <UART_WaitOnFlagUntilTimeout+0x30>
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d11b      	bne.n	800319e <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8003174:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0201 	bic.w	r2, r2, #1
 8003184:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	679a      	str	r2, [r3, #120]	@ 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	67da      	str	r2, [r3, #124]	@ 0x7c

        __HAL_UNLOCK(huart);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e043      	b.n	8003226 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d02c      	beq.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031ba:	d124      	bne.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031c4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 80031d4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 0201 	bic.w	r2, r2, #1
 80031e4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2220      	movs	r2, #32
 80031ea:	679a      	str	r2, [r3, #120]	@ 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2220      	movs	r2, #32
 80031f0:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e00f      	b.n	8003226 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69da      	ldr	r2, [r3, #28]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	4013      	ands	r3, r2
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	429a      	cmp	r2, r3
 8003214:	bf0c      	ite	eq
 8003216:	2301      	moveq	r3, #1
 8003218:	2300      	movne	r3, #0
 800321a:	b2db      	uxtb	r3, r3
 800321c:	461a      	mov	r2, r3
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	429a      	cmp	r2, r3
 8003222:	d091      	beq.n	8003148 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	4613      	mov	r3, r2
 800323c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	88fa      	ldrh	r2, [r7, #6]
 8003248:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	88fa      	ldrh	r2, [r7, #6]
 8003250:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003262:	d10e      	bne.n	8003282 <UART_Start_Receive_IT+0x52>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d105      	bne.n	8003278 <UART_Start_Receive_IT+0x48>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003272:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003276:	e02d      	b.n	80032d4 <UART_Start_Receive_IT+0xa4>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	22ff      	movs	r2, #255	@ 0xff
 800327c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003280:	e028      	b.n	80032d4 <UART_Start_Receive_IT+0xa4>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10d      	bne.n	80032a6 <UART_Start_Receive_IT+0x76>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d104      	bne.n	800329c <UART_Start_Receive_IT+0x6c>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	22ff      	movs	r2, #255	@ 0xff
 8003296:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800329a:	e01b      	b.n	80032d4 <UART_Start_Receive_IT+0xa4>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	227f      	movs	r2, #127	@ 0x7f
 80032a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80032a4:	e016      	b.n	80032d4 <UART_Start_Receive_IT+0xa4>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032ae:	d10d      	bne.n	80032cc <UART_Start_Receive_IT+0x9c>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d104      	bne.n	80032c2 <UART_Start_Receive_IT+0x92>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	227f      	movs	r2, #127	@ 0x7f
 80032bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80032c0:	e008      	b.n	80032d4 <UART_Start_Receive_IT+0xa4>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	223f      	movs	r2, #63	@ 0x3f
 80032c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80032ca:	e003      	b.n	80032d4 <UART_Start_Receive_IT+0xa4>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2222      	movs	r2, #34	@ 0x22
 80032e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f042 0201 	orr.w	r2, r2, #1
 80032f0:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032fa:	d107      	bne.n	800330c <UART_Start_Receive_IT+0xdc>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d103      	bne.n	800330c <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4a0c      	ldr	r2, [pc, #48]	@ (8003338 <UART_Start_Receive_IT+0x108>)
 8003308:	665a      	str	r2, [r3, #100]	@ 0x64
 800330a:	e002      	b.n	8003312 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4a0b      	ldr	r2, [pc, #44]	@ (800333c <UART_Start_Receive_IT+0x10c>)
 8003310:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  __HAL_UNLOCK(huart);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
 8003328:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	080034d5 	.word	0x080034d5
 800333c:	080033fd 	.word	0x080033fd

08003340 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8003356:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689a      	ldr	r2, [r3, #8]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0201 	bic.w	r2, r2, #1
 8003366:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336c:	2b01      	cmp	r3, #1
 800336e:	d107      	bne.n	8003380 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0210 	bic.w	r2, r2, #16
 800337e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2220      	movs	r2, #32
 8003384:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	665a      	str	r2, [r3, #100]	@ 0x64
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b084      	sub	sp, #16
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 fced 	bl	8003d9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033c2:	bf00      	nop
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b082      	sub	sp, #8
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033e0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2220      	movs	r2, #32
 80033e6:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	669a      	str	r2, [r3, #104]	@ 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff fb72 	bl	8002ad8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800340a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003410:	2b22      	cmp	r3, #34	@ 0x22
 8003412:	d151      	bne.n	80034b8 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800341a:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800341c:	89bb      	ldrh	r3, [r7, #12]
 800341e:	b2d9      	uxtb	r1, r3
 8003420:	89fb      	ldrh	r3, [r7, #14]
 8003422:	b2da      	uxtb	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003428:	400a      	ands	r2, r1
 800342a:	b2d2      	uxtb	r2, r2
 800342c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003432:	1c5a      	adds	r2, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003450:	b29b      	uxth	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d13a      	bne.n	80034cc <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8003464:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0201 	bic.w	r2, r2, #1
 8003474:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2220      	movs	r2, #32
 800347a:	67da      	str	r2, [r3, #124]	@ 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003486:	2b01      	cmp	r3, #1
 8003488:	d10f      	bne.n	80034aa <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0210 	bic.w	r2, r2, #16
 8003498:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80034a0:	4619      	mov	r1, r3
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff fb22 	bl	8002aec <HAL_UARTEx_RxEventCallback>
 80034a8:	e002      	b.n	80034b0 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd f82a 	bl	8000504 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	661a      	str	r2, [r3, #96]	@ 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80034b6:	e009      	b.n	80034cc <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	8b1b      	ldrh	r3, [r3, #24]
 80034be:	b29a      	uxth	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0208 	orr.w	r2, r2, #8
 80034c8:	b292      	uxth	r2, r2
 80034ca:	831a      	strh	r2, [r3, #24]
}
 80034cc:	bf00      	nop
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80034e2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034e8:	2b22      	cmp	r3, #34	@ 0x22
 80034ea:	d151      	bne.n	8003590 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80034f2:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f8:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80034fa:	89ba      	ldrh	r2, [r7, #12]
 80034fc:	89fb      	ldrh	r3, [r7, #14]
 80034fe:	4013      	ands	r3, r2
 8003500:	b29a      	uxth	r2, r3
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	1c9a      	adds	r2, r3, #2
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003528:	b29b      	uxth	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d13a      	bne.n	80035a4 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800353c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0201 	bic.w	r2, r2, #1
 800354c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	67da      	str	r2, [r3, #124]	@ 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355e:	2b01      	cmp	r3, #1
 8003560:	d10f      	bne.n	8003582 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0210 	bic.w	r2, r2, #16
 8003570:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003578:	4619      	mov	r1, r3
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff fab6 	bl	8002aec <HAL_UARTEx_RxEventCallback>
 8003580:	e002      	b.n	8003588 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7fc ffbe 	bl	8000504 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	661a      	str	r2, [r3, #96]	@ 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800358e:	e009      	b.n	80035a4 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	8b1b      	ldrh	r3, [r3, #24]
 8003596:	b29a      	uxth	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0208 	orr.w	r2, r2, #8
 80035a0:	b292      	uxth	r2, r2
 80035a2:	831a      	strh	r2, [r3, #24]
}
 80035a4:	bf00      	nop
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <_Z20FindMappingByCtrlKeyt>:
/**
 * @brief Find mapping by 16-bit control key using binary search
 * @note command_map[] MUST be sorted by ctrl_key ascending
 */
const CommandMapping_t *FindMappingByCtrlKey(uint16_t key)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b087      	sub	sp, #28
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	80fb      	strh	r3, [r7, #6]
    int32_t low = 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	617b      	str	r3, [r7, #20]
    int32_t high = (int32_t)CMD_MAP_COUNT - 1;
 80035ce:	2303      	movs	r3, #3
 80035d0:	613b      	str	r3, [r7, #16]
    while (low <= high) {
 80035d2:	e024      	b.n	800361e <_Z20FindMappingByCtrlKeyt+0x5e>
        int32_t mid = (low + high) >> 1;
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	4413      	add	r3, r2
 80035da:	105b      	asrs	r3, r3, #1
 80035dc:	60fb      	str	r3, [r7, #12]
        uint16_t mid_key = command_map[mid].ctrl_key;
 80035de:	4915      	ldr	r1, [pc, #84]	@ (8003634 <_Z20FindMappingByCtrlKeyt+0x74>)
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	4613      	mov	r3, r2
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	4413      	add	r3, r2
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	440b      	add	r3, r1
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	817b      	strh	r3, [r7, #10]
        if (mid_key == key) {
 80035f0:	897a      	ldrh	r2, [r7, #10]
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d107      	bne.n	8003608 <_Z20FindMappingByCtrlKeyt+0x48>
            return &command_map[mid];
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4613      	mov	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	4413      	add	r3, r2
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	4a0c      	ldr	r2, [pc, #48]	@ (8003634 <_Z20FindMappingByCtrlKeyt+0x74>)
 8003604:	4413      	add	r3, r2
 8003606:	e00f      	b.n	8003628 <_Z20FindMappingByCtrlKeyt+0x68>
        } else if (mid_key < key) {
 8003608:	897a      	ldrh	r2, [r7, #10]
 800360a:	88fb      	ldrh	r3, [r7, #6]
 800360c:	429a      	cmp	r2, r3
 800360e:	d203      	bcs.n	8003618 <_Z20FindMappingByCtrlKeyt+0x58>
            low = mid + 1;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	3301      	adds	r3, #1
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	e002      	b.n	800361e <_Z20FindMappingByCtrlKeyt+0x5e>
        } else {
            high = mid - 1;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	3b01      	subs	r3, #1
 800361c:	613b      	str	r3, [r7, #16]
    while (low <= high) {
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	429a      	cmp	r2, r3
 8003624:	ddd6      	ble.n	80035d4 <_Z20FindMappingByCtrlKeyt+0x14>
        }
    }
    return (const CommandMapping_t *)0;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	371c      	adds	r7, #28
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	080041f0 	.word	0x080041f0

08003638 <_Z21CalculateCtrlChecksumPKhh>:
uint8_t CalculateCtrlChecksum(const uint8_t *packet_ptr, uint8_t len)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]
    uint8_t i;

    if ((packet_ptr == NULL) || (len < 4U)) {
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <_Z21CalculateCtrlChecksumPKhh+0x1c>
 800364e:	78fb      	ldrb	r3, [r7, #3]
 8003650:	2b03      	cmp	r3, #3
 8003652:	d801      	bhi.n	8003658 <_Z21CalculateCtrlChecksumPKhh+0x20>
        return 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	e014      	b.n	8003682 <_Z21CalculateCtrlChecksumPKhh+0x4a>
    }

    /* Sum from LEN (index 1) up to byte before CS (len-3) */
    for (i = 0U; i < (len - 3U); i++) {
 8003658:	2300      	movs	r3, #0
 800365a:	72fb      	strb	r3, [r7, #11]
 800365c:	e00a      	b.n	8003674 <_Z21CalculateCtrlChecksumPKhh+0x3c>
        sum += (uint32_t)packet_ptr[i];
 800365e:	7afb      	ldrb	r3, [r7, #11]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	4413      	add	r3, r2
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4413      	add	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]
    for (i = 0U; i < (len - 3U); i++) {
 800366e:	7afb      	ldrb	r3, [r7, #11]
 8003670:	3301      	adds	r3, #1
 8003672:	72fb      	strb	r3, [r7, #11]
 8003674:	7afa      	ldrb	r2, [r7, #11]
 8003676:	78fb      	ldrb	r3, [r7, #3]
 8003678:	3b03      	subs	r3, #3
 800367a:	429a      	cmp	r2, r3
 800367c:	d3ef      	bcc.n	800365e <_Z21CalculateCtrlChecksumPKhh+0x26>
    }

    return (uint8_t)(sum%256);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	b2db      	uxtb	r3, r3
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <_Z20CalculateCamChecksumPKhh>:

uint8_t CalculateCamChecksum(const uint8_t *packet_ptr, uint8_t len)
{
 800368e:	b480      	push	{r7}
 8003690:	b085      	sub	sp, #20
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	460b      	mov	r3, r1
 8003698:	70fb      	strb	r3, [r7, #3]
    uint8_t xorv = 0U;
 800369a:	2300      	movs	r3, #0
 800369c:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    if ((packet_ptr == NULL) || (len < 4U)) {
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <_Z20CalculateCamChecksumPKhh+0x1c>
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d801      	bhi.n	80036ae <_Z20CalculateCamChecksumPKhh+0x20>
        return 0U;
 80036aa:	2300      	movs	r3, #0
 80036ac:	e012      	b.n	80036d4 <_Z20CalculateCamChecksumPKhh+0x46>
    }

    /* XOR from LEN (index 2) up to byte before XOR (len-2) */
    for (i = 2U; i < (len - 2U); i++) {
 80036ae:	2302      	movs	r3, #2
 80036b0:	73bb      	strb	r3, [r7, #14]
 80036b2:	e009      	b.n	80036c8 <_Z20CalculateCamChecksumPKhh+0x3a>
        xorv ^= packet_ptr[i];
 80036b4:	7bbb      	ldrb	r3, [r7, #14]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	4413      	add	r3, r2
 80036ba:	781a      	ldrb	r2, [r3, #0]
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	4053      	eors	r3, r2
 80036c0:	73fb      	strb	r3, [r7, #15]
    for (i = 2U; i < (len - 2U); i++) {
 80036c2:	7bbb      	ldrb	r3, [r7, #14]
 80036c4:	3301      	adds	r3, #1
 80036c6:	73bb      	strb	r3, [r7, #14]
 80036c8:	7bba      	ldrb	r2, [r7, #14]
 80036ca:	78fb      	ldrb	r3, [r7, #3]
 80036cc:	3b02      	subs	r3, #2
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d3f0      	bcc.n	80036b4 <_Z20CalculateCamChecksumPKhh+0x26>
    }

    return xorv;
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <_Z16VerifyCtrlPacketPKhh>:

bool VerifyCtrlPacket(const uint8_t *packet_ptr, uint8_t len)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	70fb      	strb	r3, [r7, #3]
    if ((packet_ptr == NULL) || (len < 8U)) {
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d002      	beq.n	80036f8 <_Z16VerifyCtrlPacketPKhh+0x18>
 80036f2:	78fb      	ldrb	r3, [r7, #3]
 80036f4:	2b07      	cmp	r3, #7
 80036f6:	d801      	bhi.n	80036fc <_Z16VerifyCtrlPacketPKhh+0x1c>
        return false;
 80036f8:	2300      	movs	r3, #0
 80036fa:	e02f      	b.n	800375c <_Z16VerifyCtrlPacketPKhh+0x7c>
    }

    /* Start may be AA or 55 depending who sends, accept both */
    if (!((packet_ptr[0] == 0xAAU) || (packet_ptr[0] == 0x55U))) {
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	2baa      	cmp	r3, #170	@ 0xaa
 8003702:	d005      	beq.n	8003710 <_Z16VerifyCtrlPacketPKhh+0x30>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b55      	cmp	r3, #85	@ 0x55
 800370a:	d001      	beq.n	8003710 <_Z16VerifyCtrlPacketPKhh+0x30>
        return false;
 800370c:	2300      	movs	r3, #0
 800370e:	e025      	b.n	800375c <_Z16VerifyCtrlPacketPKhh+0x7c>
    }

    /* End bytes check */
    if (!((packet_ptr[len - 2U] == CTRL_PKT_END_EB) && (packet_ptr[len - 1U] == CTRL_PKT_END_AA))) {
 8003710:	78fb      	ldrb	r3, [r7, #3]
 8003712:	3b02      	subs	r3, #2
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	4413      	add	r3, r2
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2beb      	cmp	r3, #235	@ 0xeb
 800371c:	d106      	bne.n	800372c <_Z16VerifyCtrlPacketPKhh+0x4c>
 800371e:	78fb      	ldrb	r3, [r7, #3]
 8003720:	3b01      	subs	r3, #1
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2baa      	cmp	r3, #170	@ 0xaa
 800372a:	d001      	beq.n	8003730 <_Z16VerifyCtrlPacketPKhh+0x50>
        return false;
 800372c:	2300      	movs	r3, #0
 800372e:	e015      	b.n	800375c <_Z16VerifyCtrlPacketPKhh+0x7c>
    }

    /* Checksum located at len-3 */
    if (CalculateCtrlChecksum(packet_ptr, len) != packet_ptr[len - 3U]) {
 8003730:	78fb      	ldrb	r3, [r7, #3]
 8003732:	4619      	mov	r1, r3
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f7ff ff7f 	bl	8003638 <_Z21CalculateCtrlChecksumPKhh>
 800373a:	4603      	mov	r3, r0
 800373c:	4619      	mov	r1, r3
 800373e:	78fb      	ldrb	r3, [r7, #3]
 8003740:	3b03      	subs	r3, #3
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	4413      	add	r3, r2
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	4299      	cmp	r1, r3
 800374a:	bf14      	ite	ne
 800374c:	2301      	movne	r3, #1
 800374e:	2300      	moveq	r3, #0
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <_Z16VerifyCtrlPacketPKhh+0x7a>
        return false;
 8003756:	2300      	movs	r3, #0
 8003758:	e000      	b.n	800375c <_Z16VerifyCtrlPacketPKhh+0x7c>
    }

    return true;
 800375a:	2301      	movs	r3, #1
}
 800375c:	4618      	mov	r0, r3
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <_Z15VerifyCamPacketPKhh>:

bool VerifyCamPacket(const uint8_t *packet_ptr, uint8_t len)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	70fb      	strb	r3, [r7, #3]
    if ((packet_ptr == NULL) || (len < 6U)) {
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <_Z15VerifyCamPacketPKhh+0x18>
 8003776:	78fb      	ldrb	r3, [r7, #3]
 8003778:	2b05      	cmp	r3, #5
 800377a:	d801      	bhi.n	8003780 <_Z15VerifyCamPacketPKhh+0x1c>
        return false;
 800377c:	2300      	movs	r3, #0
 800377e:	e029      	b.n	80037d4 <_Z15VerifyCamPacketPKhh+0x70>
    }

    if ((packet_ptr[0] != CAM_PKT_START1) || (packet_ptr[1] != CAM_PKT_START2)) {
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b55      	cmp	r3, #85	@ 0x55
 8003786:	d104      	bne.n	8003792 <_Z15VerifyCamPacketPKhh+0x2e>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3301      	adds	r3, #1
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2baa      	cmp	r3, #170	@ 0xaa
 8003790:	d001      	beq.n	8003796 <_Z15VerifyCamPacketPKhh+0x32>
        return false;
 8003792:	2300      	movs	r3, #0
 8003794:	e01e      	b.n	80037d4 <_Z15VerifyCamPacketPKhh+0x70>
    }

    if (packet_ptr[len - 1U] != CAM_PKT_END) {
 8003796:	78fb      	ldrb	r3, [r7, #3]
 8003798:	3b01      	subs	r3, #1
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	4413      	add	r3, r2
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2bf0      	cmp	r3, #240	@ 0xf0
 80037a2:	d001      	beq.n	80037a8 <_Z15VerifyCamPacketPKhh+0x44>
        return false;
 80037a4:	2300      	movs	r3, #0
 80037a6:	e015      	b.n	80037d4 <_Z15VerifyCamPacketPKhh+0x70>
    }

    if (CalculateCamChecksum(packet_ptr, len) != packet_ptr[len - 2U]) {
 80037a8:	78fb      	ldrb	r3, [r7, #3]
 80037aa:	4619      	mov	r1, r3
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f7ff ff6e 	bl	800368e <_Z20CalculateCamChecksumPKhh>
 80037b2:	4603      	mov	r3, r0
 80037b4:	4619      	mov	r1, r3
 80037b6:	78fb      	ldrb	r3, [r7, #3]
 80037b8:	3b02      	subs	r3, #2
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	4413      	add	r3, r2
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	4299      	cmp	r1, r3
 80037c2:	bf14      	ite	ne
 80037c4:	2301      	movne	r3, #1
 80037c6:	2300      	moveq	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <_Z15VerifyCamPacketPKhh+0x6e>
        return false;
 80037ce:	2300      	movs	r3, #0
 80037d0:	e000      	b.n	80037d4 <_Z15VerifyCamPacketPKhh+0x70>
    }

    return true;
 80037d2:	2301      	movs	r3, #1
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_>:
TranslationResult_t CommandHandler_TranslateCtrlToCam(
    const uint8_t *ctrl_packet_ptr,
    uint8_t ctrl_len,
    uint8_t *cam_packet_ptr,
    uint8_t *cam_len_ptr)
{
 80037dc:	b590      	push	{r4, r7, lr}
 80037de:	b08b      	sub	sp, #44	@ 0x2c
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	607a      	str	r2, [r7, #4]
 80037e6:	603b      	str	r3, [r7, #0]
 80037e8:	460b      	mov	r3, r1
 80037ea:	72fb      	strb	r3, [r7, #11]
	//    TranslationResult_t result = TRANSLATION_ERROR;
	    if ((ctrl_packet_ptr == NULL) || (cam_packet_ptr == NULL) || (cam_len_ptr == NULL) || (ctrl_len < 8U)) {
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d008      	beq.n	8003804 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x28>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d005      	beq.n	8003804 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x28>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x28>
 80037fe:	7afb      	ldrb	r3, [r7, #11]
 8003800:	2b07      	cmp	r3, #7
 8003802:	d801      	bhi.n	8003808 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x2c>
	        return TRANSLATION_INVALID_PACKET;
 8003804:	2302      	movs	r3, #2
 8003806:	e050      	b.n	80038aa <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xce>
	    }

	    if (!VerifyCtrlPacket(ctrl_packet_ptr, ctrl_len)) {
 8003808:	7afb      	ldrb	r3, [r7, #11]
 800380a:	4619      	mov	r1, r3
 800380c:	68f8      	ldr	r0, [r7, #12]
 800380e:	f7ff ff67 	bl	80036e0 <_Z16VerifyCtrlPacketPKhh>
 8003812:	4603      	mov	r3, r0
 8003814:	f083 0301 	eor.w	r3, r3, #1
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x46>
	        return TRANSLATION_CHECKSUM_ERROR;
 800381e:	2304      	movs	r3, #4
 8003820:	e043      	b.n	80038aa <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xce>
	    }
	    /* Extract KB0, KB1 from control packet:
	       AA [LEN] 00 KB0 KB1 ...
	       KB0 == packet[3], KB1 == packet[4]
	    */
	    if (ctrl_len < 5U) {
 8003822:	7afb      	ldrb	r3, [r7, #11]
 8003824:	2b04      	cmp	r3, #4
 8003826:	d801      	bhi.n	800382c <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x50>
	           return TRANSLATION_INVALID_PACKET;
 8003828:	2302      	movs	r3, #2
 800382a:	e03e      	b.n	80038aa <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xce>
	       }
	    uint8_t kb0 = ctrl_packet_ptr[2U];
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	3302      	adds	r3, #2
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	77fb      	strb	r3, [r7, #31]
		uint8_t kb1 = ctrl_packet_ptr[3U];
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	3303      	adds	r3, #3
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	77bb      	strb	r3, [r7, #30]
		uint16_t key = MAKE_CTRL_KEY(kb0, kb1);
 800383c:	7ffb      	ldrb	r3, [r7, #31]
 800383e:	b21b      	sxth	r3, r3
 8003840:	021b      	lsls	r3, r3, #8
 8003842:	b21a      	sxth	r2, r3
 8003844:	7fbb      	ldrb	r3, [r7, #30]
 8003846:	b21b      	sxth	r3, r3
 8003848:	4313      	orrs	r3, r2
 800384a:	b21b      	sxth	r3, r3
 800384c:	83bb      	strh	r3, [r7, #28]
		const CommandMapping_t *mapping = FindMappingByCtrlKey(key);
 800384e:	8bbb      	ldrh	r3, [r7, #28]
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff feb5 	bl	80035c0 <_Z20FindMappingByCtrlKeyt>
 8003856:	61b8      	str	r0, [r7, #24]
		if (mapping == (const CommandMapping_t *)0) {
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0x86>
			return TRANSLATION_UNKNOWN_CMD;
 800385e:	2301      	movs	r3, #1
 8003860:	e023      	b.n	80038aa <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xce>
	    if(ctrl_len==0x04)
	    {

	    }
	    /* Build camera packet via translator */
	    bool ok = mapping->translator(ctrl_packet_ptr, ctrl_len, cam_packet_ptr, cam_len_ptr);
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	689c      	ldr	r4, [r3, #8]
 8003866:	7af9      	ldrb	r1, [r7, #11]
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	47a0      	blx	r4
 8003870:	4603      	mov	r3, r0
 8003872:	75fb      	strb	r3, [r7, #23]
	    if (!ok) {
 8003874:	7dfb      	ldrb	r3, [r7, #23]
 8003876:	f083 0301 	eor.w	r3, r3, #1
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xa8>
	        return TRANSLATION_ERROR;
 8003880:	2306      	movs	r3, #6
 8003882:	e012      	b.n	80038aa <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xce>
	    }
	    /* Push to pending buffer (store original ctrl request and mapping pointer) */
	    if (!CmdRingBuffer_PushComplete(
 8003884:	7afa      	ldrb	r2, [r7, #11]
	            &g_pending_commands,
	            ctrl_packet_ptr,
	            (uint32_t)ctrl_len,
	            mapping->query_id,
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	7899      	ldrb	r1, [r3, #2]
	    if (!CmdRingBuffer_PushComplete(
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	460b      	mov	r3, r1
 8003890:	68f9      	ldr	r1, [r7, #12]
 8003892:	4808      	ldr	r0, [pc, #32]	@ (80038b4 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xd8>)
 8003894:	f000 f9a9 	bl	8003bea <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv>
 8003898:	4603      	mov	r3, r0
 800389a:	f083 0301 	eor.w	r3, r3, #1
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xcc>
	            (const void *)mapping)) {
	        return TRANSLATION_QUEUE_FULL;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e000      	b.n	80038aa <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_+0xce>
	    }
	    return TRANSLATION_OK;
 80038a8:	2300      	movs	r3, #0

}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3724      	adds	r7, #36	@ 0x24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd90      	pop	{r4, r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20000134 	.word	0x20000134

080038b8 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_>:
TranslationResult_t CommandHandler_ProcessCamResponse(
    const uint8_t *cam_response_ptr,
    uint8_t cam_len,
    uint8_t *ctrl_response_ptr,
    uint8_t *ctrl_len_ptr)
{
 80038b8:	b590      	push	{r4, r7, lr}
 80038ba:	b095      	sub	sp, #84	@ 0x54
 80038bc:	af02      	add	r7, sp, #8
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	603b      	str	r3, [r7, #0]
 80038c4:	460b      	mov	r3, r1
 80038c6:	72fb      	strb	r3, [r7, #11]
    TranslationResult_t result = TRANSLATION_ERROR;
 80038c8:	2306      	movs	r3, #6
 80038ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    cmdBlock_t pending;
    const CommandMapping_t *mapping = NULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	643b      	str	r3, [r7, #64]	@ 0x40
    bool pop_ok;
    bool gen_ok;

    if ((cam_response_ptr == NULL) || (ctrl_response_ptr == NULL) || (ctrl_len_ptr == NULL)) {
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d005      	beq.n	80038e4 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0x2c>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d002      	beq.n	80038e4 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0x2c>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0x30>
        return TRANSLATION_INVALID_PACKET;
 80038e4:	2302      	movs	r3, #2
 80038e6:	e041      	b.n	800396c <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xb4>
    }

    if (!VerifyCamPacket(cam_response_ptr, cam_len)) {
 80038e8:	7afb      	ldrb	r3, [r7, #11]
 80038ea:	4619      	mov	r1, r3
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f7ff ff39 	bl	8003764 <_Z15VerifyCamPacketPKhh>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f083 0301 	eor.w	r3, r3, #1
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0x4a>
        return TRANSLATION_CHECKSUM_ERROR;
 80038fe:	2304      	movs	r3, #4
 8003900:	e034      	b.n	800396c <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xb4>
    }

    /* Pop oldest pending command */
    pop_ok = CmdRingBuffer_Pop(&g_pending_commands, &pending);
 8003902:	f107 0310 	add.w	r3, r7, #16
 8003906:	4619      	mov	r1, r3
 8003908:	481a      	ldr	r0, [pc, #104]	@ (8003974 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xbc>)
 800390a:	f000 f9c6 	bl	8003c9a <_Z17CmdRingBuffer_PopP15cmdRingBuffer_tP10cmdBlock_t>
 800390e:	4603      	mov	r3, r0
 8003910:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (!pop_ok) {
 8003914:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003918:	f083 0301 	eor.w	r3, r3, #1
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0x6e>
        return TRANSLATION_INVALID_PACKET;
 8003922:	2302      	movs	r3, #2
 8003924:	e022      	b.n	800396c <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xb4>
    }

    mapping = (const CommandMapping_t *)pending.mapping;
 8003926:	f8d7 3039 	ldr.w	r3, [r7, #57]	@ 0x39
 800392a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (mapping == (const CommandMapping_t *)0) {
 800392c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0x7e>
        return TRANSLATION_ERROR;
 8003932:	2306      	movs	r3, #6
 8003934:	e01a      	b.n	800396c <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xb4>
    }

    /* Call response generator */
    gen_ok = mapping->response_gen(
 8003936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003938:	68dc      	ldr	r4, [r3, #12]
        cam_response_ptr,
        cam_len,
        pending.original_request,
        (uint8_t)pending.request_lenth,
 800393a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    gen_ok = mapping->response_gen(
 800393c:	b2d8      	uxtb	r0, r3
 800393e:	f107 0210 	add.w	r2, r7, #16
 8003942:	7af9      	ldrb	r1, [r7, #11]
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	9301      	str	r3, [sp, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	4603      	mov	r3, r0
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	47a0      	blx	r4
 8003952:	4603      	mov	r3, r0
 8003954:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        ctrl_response_ptr,
        ctrl_len_ptr);

    if (!gen_ok) {
 8003958:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800395c:	f083 0301 	eor.w	r3, r3, #1
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xb2>
        return TRANSLATION_ERROR;
 8003966:	2306      	movs	r3, #6
 8003968:	e000      	b.n	800396c <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_+0xb4>
    }

    return TRANSLATION_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	374c      	adds	r7, #76	@ 0x4c
 8003970:	46bd      	mov	sp, r7
 8003972:	bd90      	pop	{r4, r7, pc}
 8003974:	20000134 	.word	0x20000134

08003978 <_ZL20Translator_SimpleSetPKhhPhS1_>:

/* Simple set translator: single payload byte -> camera simple cmd */
static bool Translator_SimpleSet(
    const uint8_t *ctrl_packet_ptr, uint8_t ctrl_len,
    uint8_t *cam_packet_ptr, uint8_t *cam_len_ptr)
{
 8003978:	b480      	push	{r7}
 800397a:	b087      	sub	sp, #28
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	607a      	str	r2, [r7, #4]
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	460b      	mov	r3, r1
 8003986:	72fb      	strb	r3, [r7, #11]
    uint8_t payload[2]={0x00,0x01};
 8003988:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800398c:	823b      	strh	r3, [r7, #16]
    uint8_t idx = 0U;
 800398e:	2300      	movs	r3, #0
 8003990:	757b      	strb	r3, [r7, #21]
    uint8_t xorv = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	75fb      	strb	r3, [r7, #23]
    uint8_t i;

    if ((ctrl_packet_ptr == NULL) || (cam_packet_ptr == NULL) || (cam_len_ptr == NULL) || (ctrl_len < 8U)) {
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <_ZL20Translator_SimpleSetPKhhPhS1_+0x36>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <_ZL20Translator_SimpleSetPKhhPhS1_+0x36>
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <_ZL20Translator_SimpleSetPKhhPhS1_+0x36>
 80039a8:	7afb      	ldrb	r3, [r7, #11]
 80039aa:	2b07      	cmp	r3, #7
 80039ac:	d801      	bhi.n	80039b2 <_ZL20Translator_SimpleSetPKhhPhS1_+0x3a>
        return false;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e076      	b.n	8003aa0 <_ZL20Translator_SimpleSetPKhhPhS1_+0x128>

    /* build camera packet: 55 AA LEN B1 B2 B3 PAYLOAD XOR F0
       sample values used here; adjust cam_cmd bytes as needed */

    //TODO:  Bu noktada payload seçimi yapılacak.
    cam_packet_ptr[idx++] = CAM_PKT_START1;    /* 55 */
 80039b2:	7d7b      	ldrb	r3, [r7, #21]
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	757a      	strb	r2, [r7, #21]
 80039b8:	461a      	mov	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4413      	add	r3, r2
 80039be:	2255      	movs	r2, #85	@ 0x55
 80039c0:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = CAM_PKT_START2;    /* AA */
 80039c2:	7d7b      	ldrb	r3, [r7, #21]
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	757a      	strb	r2, [r7, #21]
 80039c8:	461a      	mov	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4413      	add	r3, r2
 80039ce:	22aa      	movs	r2, #170	@ 0xaa
 80039d0:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = 0x07U;             /* LEN placeholder (55 AA excluded) */
 80039d2:	7d7b      	ldrb	r3, [r7, #21]
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	757a      	strb	r2, [r7, #21]
 80039d8:	461a      	mov	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4413      	add	r3, r2
 80039de:	2207      	movs	r2, #7
 80039e0:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = 0x02U;             /* CMD1 (example) */
 80039e2:	7d7b      	ldrb	r3, [r7, #21]
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	757a      	strb	r2, [r7, #21]
 80039e8:	461a      	mov	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4413      	add	r3, r2
 80039ee:	2202      	movs	r2, #2
 80039f0:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = 0x01U;             /* CMD2 (example) */
 80039f2:	7d7b      	ldrb	r3, [r7, #21]
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	757a      	strb	r2, [r7, #21]
 80039f8:	461a      	mov	r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4413      	add	r3, r2
 80039fe:	2201      	movs	r2, #1
 8003a00:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = 0x08U;             /* CMD3 (example) */
 8003a02:	7d7b      	ldrb	r3, [r7, #21]
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	757a      	strb	r2, [r7, #21]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	2208      	movs	r2, #8
 8003a10:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = 0x00U;             /* Zero */
 8003a12:	7d7b      	ldrb	r3, [r7, #21]
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	757a      	strb	r2, [r7, #21]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	2200      	movs	r2, #0
 8003a20:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = 0x00U;             /* Zero */
 8003a22:	7d7b      	ldrb	r3, [r7, #21]
 8003a24:	1c5a      	adds	r2, r3, #1
 8003a26:	757a      	strb	r2, [r7, #21]
 8003a28:	461a      	mov	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = payload[0];           /* payload */
 8003a32:	7d7b      	ldrb	r3, [r7, #21]
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	757a      	strb	r2, [r7, #21]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	7c3a      	ldrb	r2, [r7, #16]
 8003a40:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = payload[1];           /* payload */
 8003a42:	7d7b      	ldrb	r3, [r7, #21]
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	757a      	strb	r2, [r7, #21]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	7c7a      	ldrb	r2, [r7, #17]
 8003a50:	701a      	strb	r2, [r3, #0]

    /* XOR from index 2 to before XOR */
    xorv = 0U;
 8003a52:	2300      	movs	r3, #0
 8003a54:	75fb      	strb	r3, [r7, #23]
    for (i = 2U; i < idx; i++) {
 8003a56:	2302      	movs	r3, #2
 8003a58:	75bb      	strb	r3, [r7, #22]
 8003a5a:	e009      	b.n	8003a70 <_ZL20Translator_SimpleSetPKhhPhS1_+0xf8>
        xorv ^= cam_packet_ptr[i];
 8003a5c:	7dbb      	ldrb	r3, [r7, #22]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4413      	add	r3, r2
 8003a62:	781a      	ldrb	r2, [r3, #0]
 8003a64:	7dfb      	ldrb	r3, [r7, #23]
 8003a66:	4053      	eors	r3, r2
 8003a68:	75fb      	strb	r3, [r7, #23]
    for (i = 2U; i < idx; i++) {
 8003a6a:	7dbb      	ldrb	r3, [r7, #22]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	75bb      	strb	r3, [r7, #22]
 8003a70:	7dba      	ldrb	r2, [r7, #22]
 8003a72:	7d7b      	ldrb	r3, [r7, #21]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d3f1      	bcc.n	8003a5c <_ZL20Translator_SimpleSetPKhhPhS1_+0xe4>
    }

    cam_packet_ptr[idx++] = xorv;
 8003a78:	7d7b      	ldrb	r3, [r7, #21]
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	757a      	strb	r2, [r7, #21]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4413      	add	r3, r2
 8003a84:	7dfa      	ldrb	r2, [r7, #23]
 8003a86:	701a      	strb	r2, [r3, #0]
    cam_packet_ptr[idx++] = CAM_PKT_END;
 8003a88:	7d7b      	ldrb	r3, [r7, #21]
 8003a8a:	1c5a      	adds	r2, r3, #1
 8003a8c:	757a      	strb	r2, [r7, #21]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4413      	add	r3, r2
 8003a94:	22f0      	movs	r2, #240	@ 0xf0
 8003a96:	701a      	strb	r2, [r3, #0]

    *cam_len_ptr = idx;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	7d7a      	ldrb	r2, [r7, #21]
 8003a9c:	701a      	strb	r2, [r3, #0]
    return true;
 8003a9e:	2301      	movs	r3, #1
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <_ZL23BuildCtrlResponseHeaderPhS_hh>:
}

/* Helper: build simple control response: 55 LEN 00 CMD 33 01 [opt payload] CS EB AA */
static void BuildCtrlResponseHeader(
    uint8_t *buf, uint8_t *pos, uint8_t cmd, uint8_t payload_len)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	461a      	mov	r2, r3
 8003aba:	460b      	mov	r3, r1
 8003abc:	71fb      	strb	r3, [r7, #7]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	71bb      	strb	r3, [r7, #6]
    /* pos points to current write index, start at 0 */
    buf[(*pos)++] = 0x55U;
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	b2d1      	uxtb	r1, r2
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	7011      	strb	r1, [r2, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	2255      	movs	r2, #85	@ 0x55
 8003ad6:	701a      	strb	r2, [r3, #0]
    buf[(*pos)++] = (uint8_t)(5U + payload_len); /* LEN includes from index1 .. checksum inclusive */
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	b2d1      	uxtb	r1, r2
 8003ae0:	68ba      	ldr	r2, [r7, #8]
 8003ae2:	7011      	strb	r1, [r2, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4413      	add	r3, r2
 8003aea:	79ba      	ldrb	r2, [r7, #6]
 8003aec:	3205      	adds	r2, #5
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	701a      	strb	r2, [r3, #0]
    buf[(*pos)++] = 0x00U;
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	b2d1      	uxtb	r1, r2
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	7011      	strb	r1, [r2, #0]
 8003afe:	461a      	mov	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4413      	add	r3, r2
 8003b04:	2200      	movs	r2, #0
 8003b06:	701a      	strb	r2, [r3, #0]
    buf[(*pos)++] = cmd;
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	1c5a      	adds	r2, r3, #1
 8003b0e:	b2d1      	uxtb	r1, r2
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	7011      	strb	r1, [r2, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	4413      	add	r3, r2
 8003b1a:	79fa      	ldrb	r2, [r7, #7]
 8003b1c:	701a      	strb	r2, [r3, #0]
    buf[(*pos)++] = CTRL_PKT_RESP_RESERVE; /* 0x33 */
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	b2d1      	uxtb	r1, r2
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	7011      	strb	r1, [r2, #0]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4413      	add	r3, r2
 8003b30:	2233      	movs	r2, #51	@ 0x33
 8003b32:	701a      	strb	r2, [r3, #0]
    /* For set response add fixed 0x01 (ACK) as per spec, for read responses payload will follow */
}
 8003b34:	bf00      	nop
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_ZL21ResponseGen_SimpleACKPKhhS0_hPhS1_>:
/* Simple ACK response for set commands */
static bool ResponseGen_SimpleACK(
    const uint8_t *cam_resp_ptr, uint8_t cam_len,
    const uint8_t *orig_ctrl_ptr, uint8_t orig_ctrl_len,
    uint8_t *ctrl_resp_ptr, uint8_t *ctrl_resp_len_ptr)
{
 8003b40:	b590      	push	{r4, r7, lr}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	607a      	str	r2, [r7, #4]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	72fb      	strb	r3, [r7, #11]
 8003b50:	4613      	mov	r3, r2
 8003b52:	72bb      	strb	r3, [r7, #10]
    uint8_t pos = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	75bb      	strb	r3, [r7, #22]
    uint8_t cmd;


    if ((orig_ctrl_ptr == NULL) || (ctrl_resp_ptr == NULL) || (ctrl_resp_len_ptr == NULL) || (orig_ctrl_len < 4U)) {
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d008      	beq.n	8003b70 <_ZL21ResponseGen_SimpleACKPKhhS0_hPhS1_+0x30>
 8003b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d005      	beq.n	8003b70 <_ZL21ResponseGen_SimpleACKPKhhS0_hPhS1_+0x30>
 8003b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <_ZL21ResponseGen_SimpleACKPKhhS0_hPhS1_+0x30>
 8003b6a:	7abb      	ldrb	r3, [r7, #10]
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d801      	bhi.n	8003b74 <_ZL21ResponseGen_SimpleACKPKhhS0_hPhS1_+0x34>
        return false;
 8003b70:	2300      	movs	r3, #0
 8003b72:	e036      	b.n	8003be2 <_ZL21ResponseGen_SimpleACKPKhhS0_hPhS1_+0xa2>
    }

    cmd = orig_ctrl_ptr[3U];
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3303      	adds	r3, #3
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	75fb      	strb	r3, [r7, #23]

    /* header */
    BuildCtrlResponseHeader(ctrl_resp_ptr, &pos, cmd, 0U);
 8003b7c:	7dfa      	ldrb	r2, [r7, #23]
 8003b7e:	f107 0116 	add.w	r1, r7, #22
 8003b82:	2300      	movs	r3, #0
 8003b84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b86:	f7ff ff91 	bl	8003aac <_ZL23BuildCtrlResponseHeaderPhS_hh>
    ctrl_resp_ptr[pos++] = CTRL_PKT_RESP_ACK_BYTE; /* 0x01 */
 8003b8a:	7dbb      	ldrb	r3, [r7, #22]
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	75ba      	strb	r2, [r7, #22]
 8003b92:	461a      	mov	r2, r3
 8003b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b96:	4413      	add	r3, r2
 8003b98:	2201      	movs	r2, #1
 8003b9a:	701a      	strb	r2, [r3, #0]
    ctrl_resp_ptr[pos++] = CalculateCtrlChecksum(ctrl_resp_ptr,CONSTANT_PL_FOR_CALC_CS);
 8003b9c:	7dbb      	ldrb	r3, [r7, #22]
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	75ba      	strb	r2, [r7, #22]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba8:	189c      	adds	r4, r3, r2
 8003baa:	2109      	movs	r1, #9
 8003bac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bae:	f7ff fd43 	bl	8003638 <_Z21CalculateCtrlChecksumPKhh>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	7023      	strb	r3, [r4, #0]
    /* end bytes */
    ctrl_resp_ptr[pos++] = CTRL_PKT_END_EB;
 8003bb6:	7dbb      	ldrb	r3, [r7, #22]
 8003bb8:	1c5a      	adds	r2, r3, #1
 8003bba:	b2d2      	uxtb	r2, r2
 8003bbc:	75ba      	strb	r2, [r7, #22]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc2:	4413      	add	r3, r2
 8003bc4:	22eb      	movs	r2, #235	@ 0xeb
 8003bc6:	701a      	strb	r2, [r3, #0]
    ctrl_resp_ptr[pos++] = CTRL_PKT_END_AA;
 8003bc8:	7dbb      	ldrb	r3, [r7, #22]
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	b2d2      	uxtb	r2, r2
 8003bce:	75ba      	strb	r2, [r7, #22]
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd4:	4413      	add	r3, r2
 8003bd6:	22aa      	movs	r2, #170	@ 0xaa
 8003bd8:	701a      	strb	r2, [r3, #0]

    *ctrl_resp_len_ptr = pos;
 8003bda:	7dba      	ldrb	r2, [r7, #22]
 8003bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bde:	701a      	strb	r2, [r3, #0]
    return true;
 8003be0:	2301      	movs	r3, #1
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	371c      	adds	r7, #28
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd90      	pop	{r4, r7, pc}

08003bea <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv>:
//		uint32_t resp_len,
		const uint8_t *orig_req_ptr,
		uint32_t req_len,
		queryBitEnum query_type,
		const void *mapping_ptr)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b086      	sub	sp, #24
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	60f8      	str	r0, [r7, #12]
 8003bf2:	60b9      	str	r1, [r7, #8]
 8003bf4:	607a      	str	r2, [r7, #4]
 8003bf6:	70fb      	strb	r3, [r7, #3]
		bool result=false;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	75fb      	strb	r3, [r7, #23]
		cmdBlock_t *block_ptr;

		/* parametre kontrolleri*/
		if((ring_buf_ptr!=nullptr) && (orig_req_ptr != nullptr) && (mapping_ptr !=nullptr))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d046      	beq.n	8003c90 <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv+0xa6>
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d043      	beq.n	8003c90 <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv+0xa6>
 8003c08:	6a3b      	ldr	r3, [r7, #32]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d040      	beq.n	8003c90 <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv+0xa6>

			/* buffer dolu mu kontrol et*/
			if(ring_buf_ptr->count < CMD_BUFFER_SIZE)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f8d3 35a8 	ldr.w	r3, [r3, #1448]	@ 0x5a8
 8003c14:	2b0f      	cmp	r3, #15
 8003c16:	d83b      	bhi.n	8003c90 <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv+0xa6>
			{
				/*Uzunluk sınırlar içinde mi kontrol et*/
				if(req_len<=CMD_MAX_LENGTH )
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b20      	cmp	r3, #32
 8003c1c:	d838      	bhi.n	8003c90 <_Z26CmdRingBuffer_PushCompleteP15cmdRingBuffer_tPKhm12queryBitEnumPKv+0xa6>
				{
					/*Yeni slot'un pointer'ını al */
					block_ptr=&ring_buf_ptr->buffer[ring_buf_ptr->head];
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f8d3 25a0 	ldr.w	r2, [r3, #1440]	@ 0x5a0
 8003c24:	4613      	mov	r3, r2
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	4413      	add	r3, r2
 8003c2a:	011a      	lsls	r2, r3, #4
 8003c2c:	1ad2      	subs	r2, r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4413      	add	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]
					/*Block'u temizle */
					(void)memset(block_ptr,0,sizeof(cmdBlock_t));
 8003c34:	222d      	movs	r2, #45	@ 0x2d
 8003c36:	2100      	movs	r1, #0
 8003c38:	6938      	ldr	r0, [r7, #16]
 8003c3a:	f000 fa4b 	bl	80040d4 <memset>
//					{
//						(void)memcpy(block_ptr->expected_response, expected_resp_ptr, resp_len);
//						  block_ptr->response_length = resp_len;
//					}
					/* Orjinal istegi kopyala */
					(void)memcpy(block_ptr->original_request, orig_req_ptr, req_len);
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	68b9      	ldr	r1, [r7, #8]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f000 fa71 	bl	800412c <memcpy>
					block_ptr->request_lenth = req_len;
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	621a      	str	r2, [r3, #32]
	                /* Metadata'yi kaydet */
	                block_ptr->nmbr = query_type;
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	                block_ptr->timestamp = HAL_GetTick();  /* Suanki zamani al */
 8003c58:	f7fc ff62 	bl	8000b20 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f8c3 2025 	str.w	r2, [r3, #37]	@ 0x25
	                block_ptr->mapping = mapping_ptr;
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	6a3a      	ldr	r2, [r7, #32]
 8003c68:	f8c3 2029 	str.w	r2, [r3, #41]	@ 0x29
	                /* Head pointer'i ilerlet (circular) */
	                ring_buf_ptr->head = (ring_buf_ptr->head + 1U) % CMD_BUFFER_SIZE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8003c72:	3301      	adds	r3, #1
 8003c74:	f003 020f 	and.w	r2, r3, #15
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f8c3 25a0 	str.w	r2, [r3, #1440]	@ 0x5a0
	                ring_buf_ptr->count = ring_buf_ptr->count + 1U;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f8d3 35a8 	ldr.w	r3, [r3, #1448]	@ 0x5a8
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f8c3 25a8 	str.w	r2, [r3, #1448]	@ 0x5a8
	                result = true;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	75fb      	strb	r3, [r7, #23]
				}
			}
	    return result;
 8003c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3718      	adds	r7, #24
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <_Z17CmdRingBuffer_PopP15cmdRingBuffer_tP10cmdBlock_t>:
bool CmdRingBuffer_Pop(
		cmdRingBuffer_t *ring_buf_ptr,
		cmdBlock_t *block_ptr)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b084      	sub	sp, #16
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	6039      	str	r1, [r7, #0]
	bool result=false;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	73fb      	strb	r3, [r7, #15]
	/* Parametre kontrolü*/
	if((ring_buf_ptr!=nullptr) && (block_ptr !=nullptr))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d028      	beq.n	8003d00 <_Z17CmdRingBuffer_PopP15cmdRingBuffer_tP10cmdBlock_t+0x66>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d025      	beq.n	8003d00 <_Z17CmdRingBuffer_PopP15cmdRingBuffer_tP10cmdBlock_t+0x66>
	{
		/* Buffer bos değil mi kontrol et */
		if(ring_buf_ptr->count >0U)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f8d3 35a8 	ldr.w	r3, [r3, #1448]	@ 0x5a8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d020      	beq.n	8003d00 <_Z17CmdRingBuffer_PopP15cmdRingBuffer_tP10cmdBlock_t+0x66>
		{

			/* En eski entry'yi kopyalaa */
			(void)memcpy(block_ptr, &ring_buf_ptr->buffer[ring_buf_ptr->tail],
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f8d3 25a4 	ldr.w	r2, [r3, #1444]	@ 0x5a4
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	005b      	lsls	r3, r3, #1
 8003cc8:	4413      	add	r3, r2
 8003cca:	011a      	lsls	r2, r3, #4
 8003ccc:	1ad2      	subs	r2, r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4413      	add	r3, r2
 8003cd2:	222d      	movs	r2, #45	@ 0x2d
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6838      	ldr	r0, [r7, #0]
 8003cd8:	f000 fa28 	bl	800412c <memcpy>
					sizeof(cmdBlock_t));
			 /* Tail pointer'i ilerlet (circular) */
			ring_buf_ptr->tail= (ring_buf_ptr->tail +1U) &CMD_BUFFER_SIZE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	f003 0210 	and.w	r2, r3, #16
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f8c3 25a4 	str.w	r2, [r3, #1444]	@ 0x5a4
			ring_buf_ptr->count=ring_buf_ptr->count -1U;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f8d3 35a8 	ldr.w	r3, [r3, #1448]	@ 0x5a8
 8003cf4:	1e5a      	subs	r2, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8c3 25a8 	str.w	r2, [r3, #1448]	@ 0x5a8

			result=true;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
		}

	}
	return result;
 8003d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <_Z17UART_Handler_Initv>:
static void reset_control_buffer(void);
static void reset_camera_buffer(void);


void UART_Handler_Init(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
    /* Bufferleri sifirla */
    reset_control_buffer();
 8003d10:	f000 f922 	bl	8003f58 <_ZL20reset_control_bufferv>
    reset_camera_buffer();
 8003d14:	f000 f930 	bl	8003f78 <_ZL19reset_camera_bufferv>
    /* Baslangicta UART IT ile 1 byte alma islemlerini baslat.
       Burada huart2 -> control, huart1 -> camera (projeye gore degistirin). */

    /* I/O: baslat ISR/IT alimi; HAL_UART_Receive_IT geri cagirdiğinde
       HAL_UART_RxCpltCallback icinde UART_Handler_RxCplt cagirilacak. */
    HAL_UART_Receive_IT(&huart2, &ctrl_rx_byte, 1U);
 8003d18:	2201      	movs	r2, #1
 8003d1a:	4905      	ldr	r1, [pc, #20]	@ (8003d30 <_Z17UART_Handler_Initv+0x24>)
 8003d1c:	4805      	ldr	r0, [pc, #20]	@ (8003d34 <_Z17UART_Handler_Initv+0x28>)
 8003d1e:	f7fe fc95 	bl	800264c <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart1, &cam_rx_byte, 1U);
 8003d22:	2201      	movs	r2, #1
 8003d24:	4904      	ldr	r1, [pc, #16]	@ (8003d38 <_Z17UART_Handler_Initv+0x2c>)
 8003d26:	4805      	ldr	r0, [pc, #20]	@ (8003d3c <_Z17UART_Handler_Initv+0x30>)
 8003d28:	f7fe fc90 	bl	800264c <HAL_UART_Receive_IT>
}
 8003d2c:	bf00      	nop
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	200006e0 	.word	0x200006e0
 8003d34:	200000ac 	.word	0x200000ac
 8003d38:	200006e1 	.word	0x200006e1
 8003d3c:	20000028 	.word	0x20000028

08003d40 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef>:
   {
       UART_Handler_RxCplt(huart);
   }
*/
void UART_Handler_RxCplt(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
    if (huart == &vehicle_uart)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a10      	ldr	r2, [pc, #64]	@ (8003d8c <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x4c>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d10a      	bne.n	8003d66 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x26>
    {
        control_rx_put_byte(ctrl_rx_byte);
 8003d50:	4b0f      	ldr	r3, [pc, #60]	@ (8003d90 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x50>)
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 f91f 	bl	8003f98 <_ZL19control_rx_put_byteh>
        HAL_UART_Receive_IT(&huart2, &ctrl_rx_byte, 1U);
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	490c      	ldr	r1, [pc, #48]	@ (8003d90 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x50>)
 8003d5e:	480b      	ldr	r0, [pc, #44]	@ (8003d8c <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x4c>)
 8003d60:	f7fe fc74 	bl	800264c <HAL_UART_Receive_IT>
    else if (huart == &cam_uart)
    {
        camera_rx_put_byte(cam_rx_byte);
        HAL_UART_Receive_IT(&huart1, &cam_rx_byte, 1U);
    }
}
 8003d64:	e00d      	b.n	8003d82 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x42>
    else if (huart == &cam_uart)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a0a      	ldr	r2, [pc, #40]	@ (8003d94 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x54>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d109      	bne.n	8003d82 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x42>
        camera_rx_put_byte(cam_rx_byte);
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x58>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 f96e 	bl	8004054 <_ZL18camera_rx_put_byteh>
        HAL_UART_Receive_IT(&huart1, &cam_rx_byte, 1U);
 8003d78:	2201      	movs	r2, #1
 8003d7a:	4907      	ldr	r1, [pc, #28]	@ (8003d98 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x58>)
 8003d7c:	4805      	ldr	r0, [pc, #20]	@ (8003d94 <_Z19UART_Handler_RxCpltP20__UART_HandleTypeDef+0x54>)
 8003d7e:	f7fe fc65 	bl	800264c <HAL_UART_Receive_IT>
}
 8003d82:	bf00      	nop
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	200000ac 	.word	0x200000ac
 8003d90:	200006e0 	.word	0x200006e0
 8003d94:	20000028 	.word	0x20000028
 8003d98:	200006e1 	.word	0x200006e1

08003d9c <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	if(huart == &cam_uart){
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a0b      	ldr	r2, [pc, #44]	@ (8003dd4 <HAL_UART_ErrorCallback+0x38>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d105      	bne.n	8003db8 <HAL_UART_ErrorCallback+0x1c>
		HAL_UART_Receive_IT(&huart1, &cam_rx_byte, 1U);
 8003dac:	2201      	movs	r2, #1
 8003dae:	490a      	ldr	r1, [pc, #40]	@ (8003dd8 <HAL_UART_ErrorCallback+0x3c>)
 8003db0:	4808      	ldr	r0, [pc, #32]	@ (8003dd4 <HAL_UART_ErrorCallback+0x38>)
 8003db2:	f7fe fc4b 	bl	800264c <HAL_UART_Receive_IT>
	}else if(huart == &vehicle_uart){
		HAL_UART_Receive_IT(&huart2, &ctrl_rx_byte, 1U);
	}
}
 8003db6:	e008      	b.n	8003dca <HAL_UART_ErrorCallback+0x2e>
	}else if(huart == &vehicle_uart){
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a08      	ldr	r2, [pc, #32]	@ (8003ddc <HAL_UART_ErrorCallback+0x40>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d104      	bne.n	8003dca <HAL_UART_ErrorCallback+0x2e>
		HAL_UART_Receive_IT(&huart2, &ctrl_rx_byte, 1U);
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	4907      	ldr	r1, [pc, #28]	@ (8003de0 <HAL_UART_ErrorCallback+0x44>)
 8003dc4:	4805      	ldr	r0, [pc, #20]	@ (8003ddc <HAL_UART_ErrorCallback+0x40>)
 8003dc6:	f7fe fc41 	bl	800264c <HAL_UART_Receive_IT>
}
 8003dca:	bf00      	nop
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	20000028 	.word	0x20000028
 8003dd8:	200006e1 	.word	0x200006e1
 8003ddc:	200000ac 	.word	0x200000ac
 8003de0:	200006e0 	.word	0x200006e0

08003de4 <_Z17UART_SendToCameraPKht>:
/* Gonderme: kameraya veriyi yazar */
bool UART_SendToCamera(const uint8_t *data, uint16_t len)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	807b      	strh	r3, [r7, #2]
    if ((data == NULL) || (len == 0U)) {
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <_Z17UART_SendToCameraPKht+0x18>
 8003df6:	887b      	ldrh	r3, [r7, #2]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <_Z17UART_SendToCameraPKht+0x1c>
        return false;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e011      	b.n	8003e24 <_Z17UART_SendToCameraPKht+0x40>
    }

    /* Non-blocking gonderim istenirse HAL_UART_Transmit_IT kullanin.
       Burada bloklayici kullanimi kolaylik icin tercih edildi. */
    if (HAL_UART_Transmit(&huart1, (uint8_t *)data, (uint16_t)len, 500U) == HAL_OK) {
 8003e00:	887a      	ldrh	r2, [r7, #2]
 8003e02:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4808      	ldr	r0, [pc, #32]	@ (8003e2c <_Z17UART_SendToCameraPKht+0x48>)
 8003e0a:	f7fe fb8b 	bl	8002524 <HAL_UART_Transmit>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	bf0c      	ite	eq
 8003e14:	2301      	moveq	r3, #1
 8003e16:	2300      	movne	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <_Z17UART_SendToCameraPKht+0x3e>
        return true;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e000      	b.n	8003e24 <_Z17UART_SendToCameraPKht+0x40>
    }

    return false;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	20000028 	.word	0x20000028

08003e30 <_Z18UART_SendToControlPKht>:

/* Gonderme: kontrole veriyi yazar */
bool UART_SendToControl(const uint8_t *data, uint16_t len)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	807b      	strh	r3, [r7, #2]
    if ((data == NULL) || (len == 0U)) {
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d002      	beq.n	8003e48 <_Z18UART_SendToControlPKht+0x18>
 8003e42:	887b      	ldrh	r3, [r7, #2]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <_Z18UART_SendToControlPKht+0x1c>
        return false;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e011      	b.n	8003e70 <_Z18UART_SendToControlPKht+0x40>
    }

    if (HAL_UART_Transmit(&huart2, (uint8_t *)data, (uint16_t)len, 500U) == HAL_OK) {
 8003e4c:	887a      	ldrh	r2, [r7, #2]
 8003e4e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003e52:	6879      	ldr	r1, [r7, #4]
 8003e54:	4808      	ldr	r0, [pc, #32]	@ (8003e78 <_Z18UART_SendToControlPKht+0x48>)
 8003e56:	f7fe fb65 	bl	8002524 <HAL_UART_Transmit>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	bf0c      	ite	eq
 8003e60:	2301      	moveq	r3, #1
 8003e62:	2300      	movne	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <_Z18UART_SendToControlPKht+0x3e>
        return true;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <_Z18UART_SendToControlPKht+0x40>
    }

    return false;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3708      	adds	r7, #8
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	200000ac 	.word	0x200000ac

08003e7c <_Z24UART_HandleControlPacketPKht>:

/* Bu fonksiyonlar, tam bir paket tespit edildiginde cagirilir. */
/* Paket doğrulama + çeviri + gönderme burada yapılıyor. */

void UART_HandleControlPacket(const uint8_t *pkt, uint16_t len)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b094      	sub	sp, #80	@ 0x50
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	807b      	strh	r3, [r7, #2]
    uint8_t cam_pkt[64]={0};
 8003e88:	f107 030c 	add.w	r3, r7, #12
 8003e8c:	2240      	movs	r2, #64	@ 0x40
 8003e8e:	2100      	movs	r1, #0
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 f91f 	bl	80040d4 <memset>
    uint8_t cam_len = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	72fb      	strb	r3, [r7, #11]
    TranslationResult_t tr;

    /* Paket dogrula */
    if (!VerifyCtrlPacket(pkt, (uint8_t)len)) {
 8003e9a:	887b      	ldrh	r3, [r7, #2]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f7ff fc1d 	bl	80036e0 <_Z16VerifyCtrlPacketPKhh>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	f083 0301 	eor.w	r3, r3, #1
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d118      	bne.n	8003ee4 <_Z24UART_HandleControlPacketPKht+0x68>
        /* gecerli degilse atla (istege gore hata logu ekle) */
        return;
    }
    /* Cevir kontrol->kamera */
    tr = CommandHandler_TranslateCtrlToCam(pkt, (uint8_t)len, cam_pkt, &cam_len);
 8003eb2:	887b      	ldrh	r3, [r7, #2]
 8003eb4:	b2d9      	uxtb	r1, r3
 8003eb6:	f107 030b 	add.w	r3, r7, #11
 8003eba:	f107 020c 	add.w	r2, r7, #12
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff fc8c 	bl	80037dc <_Z33CommandHandler_TranslateCtrlToCamPKhhPhS1_>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (tr != TRANSLATION_OK) {
 8003eca:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10a      	bne.n	8003ee8 <_Z24UART_HandleControlPacketPKht+0x6c>
        /* hatali ceviri, isleme devam etme */
        return;
    }

    /* Kameraya gonder */
    (void)UART_SendToCamera(cam_pkt, (uint16_t)cam_len);
 8003ed2:	7afb      	ldrb	r3, [r7, #11]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	f107 030c 	add.w	r3, r7, #12
 8003eda:	4611      	mov	r1, r2
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff ff81 	bl	8003de4 <_Z17UART_SendToCameraPKht>
 8003ee2:	e002      	b.n	8003eea <_Z24UART_HandleControlPacketPKht+0x6e>
        return;
 8003ee4:	bf00      	nop
 8003ee6:	e000      	b.n	8003eea <_Z24UART_HandleControlPacketPKht+0x6e>
        return;
 8003ee8:	bf00      	nop
}
 8003eea:	3750      	adds	r7, #80	@ 0x50
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <_Z23UART_HandleCameraPacketPKht>:

void UART_HandleCameraPacket(const uint8_t *pkt, uint16_t len)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b094      	sub	sp, #80	@ 0x50
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	807b      	strh	r3, [r7, #2]
    uint8_t ctrl_resp[64];
    uint8_t ctrl_len = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	72fb      	strb	r3, [r7, #11]
    TranslationResult_t tr;

    /* Paket dogrula */
    if (!VerifyCamPacket(pkt, (uint8_t)len)) {
 8003f00:	887b      	ldrh	r3, [r7, #2]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	4619      	mov	r1, r3
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff fc2c 	bl	8003764 <_Z15VerifyCamPacketPKhh>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	f083 0301 	eor.w	r3, r3, #1
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d118      	bne.n	8003f4a <_Z23UART_HandleCameraPacketPKht+0x5a>
        return;
    }

    /* Kamera yaniti isle ve eski formata cevir */
    tr = CommandHandler_ProcessCamResponse(pkt, (uint8_t)len, ctrl_resp, &ctrl_len);
 8003f18:	887b      	ldrh	r3, [r7, #2]
 8003f1a:	b2d9      	uxtb	r1, r3
 8003f1c:	f107 030b 	add.w	r3, r7, #11
 8003f20:	f107 020c 	add.w	r2, r7, #12
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff fcc7 	bl	80038b8 <_Z33CommandHandler_ProcessCamResponsePKhhPhS1_>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (tr != TRANSLATION_OK) {
 8003f30:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10a      	bne.n	8003f4e <_Z23UART_HandleCameraPacketPKht+0x5e>
        return;
    }

    /* Kontrole gonder */
    (void)UART_SendToControl(ctrl_resp, (uint16_t)ctrl_len);
 8003f38:	7afb      	ldrb	r3, [r7, #11]
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	f107 030c 	add.w	r3, r7, #12
 8003f40:	4611      	mov	r1, r2
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff ff74 	bl	8003e30 <_Z18UART_SendToControlPKht>
 8003f48:	e002      	b.n	8003f50 <_Z23UART_HandleCameraPacketPKht+0x60>
        return;
 8003f4a:	bf00      	nop
 8003f4c:	e000      	b.n	8003f50 <_Z23UART_HandleCameraPacketPKht+0x60>
        return;
 8003f4e:	bf00      	nop
}
 8003f50:	3750      	adds	r7, #80	@ 0x50
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <_ZL20reset_control_bufferv>:


static void reset_control_buffer(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
    (void)memset(control_rx_buf, 0, sizeof(control_rx_buf));
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4803      	ldr	r0, [pc, #12]	@ (8003f70 <_ZL20reset_control_bufferv+0x18>)
 8003f62:	f000 f8b7 	bl	80040d4 <memset>
    control_rx_len = 0U;
 8003f66:	4b03      	ldr	r3, [pc, #12]	@ (8003f74 <_ZL20reset_control_bufferv+0x1c>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	801a      	strh	r2, [r3, #0]
}
 8003f6c:	bf00      	nop
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	200006e4 	.word	0x200006e4
 8003f74:	20000704 	.word	0x20000704

08003f78 <_ZL19reset_camera_bufferv>:

static void reset_camera_buffer(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
    (void)memset(camera_rx_buf, 0, sizeof(camera_rx_buf));
 8003f7c:	2230      	movs	r2, #48	@ 0x30
 8003f7e:	2100      	movs	r1, #0
 8003f80:	4803      	ldr	r0, [pc, #12]	@ (8003f90 <_ZL19reset_camera_bufferv+0x18>)
 8003f82:	f000 f8a7 	bl	80040d4 <memset>
    camera_rx_len = 0U;
 8003f86:	4b03      	ldr	r3, [pc, #12]	@ (8003f94 <_ZL19reset_camera_bufferv+0x1c>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	801a      	strh	r2, [r3, #0]
}
 8003f8c:	bf00      	nop
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	20000708 	.word	0x20000708
 8003f94:	20000738 	.word	0x20000738

08003f98 <_ZL19control_rx_put_byteh>:

/* Her gelen byte control tarafina gelir */
static void control_rx_put_byte(uint8_t b)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	71fb      	strb	r3, [r7, #7]
	static uint32_t last_time = 0;
    static uint16_t index = 0;
    uint32_t now = HAL_GetTick(); // ms cinsinden zaman
 8003fa2:	f7fc fdbd 	bl	8000b20 <HAL_GetTick>
 8003fa6:	60f8      	str	r0, [r7, #12]
    //  Timeout kontrolü: 50 ms boyunca veri gelmezse resetle
    if (now - last_time > 50 && control_rx_len>0) {
 8003fa8:	4b26      	ldr	r3, [pc, #152]	@ (8004044 <_ZL19control_rx_put_byteh+0xac>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b32      	cmp	r3, #50	@ 0x32
 8003fb2:	d908      	bls.n	8003fc6 <_ZL19control_rx_put_byteh+0x2e>
 8003fb4:	4b24      	ldr	r3, [pc, #144]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d004      	beq.n	8003fc6 <_ZL19control_rx_put_byteh+0x2e>
//        debugger("UART timeout! Buffer temizleniyor.\r\n");
        reset_control_buffer();
 8003fbc:	f7ff ffcc 	bl	8003f58 <_ZL20reset_control_bufferv>
        index = 0;
 8003fc0:	4b22      	ldr	r3, [pc, #136]	@ (800404c <_ZL19control_rx_put_byteh+0xb4>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	801a      	strh	r2, [r3, #0]
    }
    last_time = now; // son veri zamanı güncelle
 8003fc6:	4a1f      	ldr	r2, [pc, #124]	@ (8004044 <_ZL19control_rx_put_byteh+0xac>)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6013      	str	r3, [r2, #0]
    /* Baslangic aranir: control paketleri genelde 0xAA ile baslar */

    if (control_rx_len == 0U) {
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d105      	bne.n	8003fe0 <_ZL19control_rx_put_byteh+0x48>
        if (b != 0xAAU && b != 0x55U) { /* bazen 0x55 da gelebilir, tolere edelim */
 8003fd4:	79fb      	ldrb	r3, [r7, #7]
 8003fd6:	2baa      	cmp	r3, #170	@ 0xaa
 8003fd8:	d002      	beq.n	8003fe0 <_ZL19control_rx_put_byteh+0x48>
 8003fda:	79fb      	ldrb	r3, [r7, #7]
 8003fdc:	2b55      	cmp	r3, #85	@ 0x55
 8003fde:	d12c      	bne.n	800403a <_ZL19control_rx_put_byteh+0xa2>
        	// TODO: Log: Paket geçersiz!
            return;
        }
    }
    /* Buffer ta dolma kontrolu */
    if (control_rx_len < CONTROL_RX_BUFFER_SIZE) {
 8003fe0:	4b19      	ldr	r3, [pc, #100]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	2b1f      	cmp	r3, #31
 8003fe6:	d80e      	bhi.n	8004006 <_ZL19control_rx_put_byteh+0x6e>
        control_rx_buf[control_rx_len++] = b;
 8003fe8:	4b17      	ldr	r3, [pc, #92]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 8003fea:	881b      	ldrh	r3, [r3, #0]
 8003fec:	1c5a      	adds	r2, r3, #1
 8003fee:	b291      	uxth	r1, r2
 8003ff0:	4a15      	ldr	r2, [pc, #84]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 8003ff2:	8011      	strh	r1, [r2, #0]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4a16      	ldr	r2, [pc, #88]	@ (8004050 <_ZL19control_rx_put_byteh+0xb8>)
 8003ff8:	79fb      	ldrb	r3, [r7, #7]
 8003ffa:	5453      	strb	r3, [r2, r1]
    	// TODO: debugger("\nPaket boyutu uzun!\r\n");
        reset_control_buffer();
        return;
    }
    /* Paket sonu kontrolu: control paketlerinde son iki byte EB AA */
    if (control_rx_len >= 2U) {
 8003ffc:	4b12      	ldr	r3, [pc, #72]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d91b      	bls.n	800403c <_ZL19control_rx_put_byteh+0xa4>
 8004004:	e002      	b.n	800400c <_ZL19control_rx_put_byteh+0x74>
        reset_control_buffer();
 8004006:	f7ff ffa7 	bl	8003f58 <_ZL20reset_control_bufferv>
        return;
 800400a:	e017      	b.n	800403c <_ZL19control_rx_put_byteh+0xa4>
        if ((control_rx_buf[control_rx_len - 2U] == 0xEBU) &&
 800400c:	4b0e      	ldr	r3, [pc, #56]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	3b02      	subs	r3, #2
 8004012:	4a0f      	ldr	r2, [pc, #60]	@ (8004050 <_ZL19control_rx_put_byteh+0xb8>)
 8004014:	5cd3      	ldrb	r3, [r2, r3]
 8004016:	2beb      	cmp	r3, #235	@ 0xeb
 8004018:	d110      	bne.n	800403c <_ZL19control_rx_put_byteh+0xa4>
            (control_rx_buf[control_rx_len - 1U] == 0xAAU)) {
 800401a:	4b0b      	ldr	r3, [pc, #44]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 800401c:	881b      	ldrh	r3, [r3, #0]
 800401e:	3b01      	subs	r3, #1
 8004020:	4a0b      	ldr	r2, [pc, #44]	@ (8004050 <_ZL19control_rx_put_byteh+0xb8>)
 8004022:	5cd3      	ldrb	r3, [r2, r3]
        if ((control_rx_buf[control_rx_len - 2U] == 0xEBU) &&
 8004024:	2baa      	cmp	r3, #170	@ 0xaa
 8004026:	d109      	bne.n	800403c <_ZL19control_rx_put_byteh+0xa4>
            /* Tam paket alindi */
            UART_HandleControlPacket(control_rx_buf, control_rx_len);
 8004028:	4b07      	ldr	r3, [pc, #28]	@ (8004048 <_ZL19control_rx_put_byteh+0xb0>)
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	4619      	mov	r1, r3
 800402e:	4808      	ldr	r0, [pc, #32]	@ (8004050 <_ZL19control_rx_put_byteh+0xb8>)
 8004030:	f7ff ff24 	bl	8003e7c <_Z24UART_HandleControlPacketPKht>
            reset_control_buffer();
 8004034:	f7ff ff90 	bl	8003f58 <_ZL20reset_control_bufferv>
 8004038:	e000      	b.n	800403c <_ZL19control_rx_put_byteh+0xa4>
            return;
 800403a:	bf00      	nop
//                    }
//                }
//            }
//        }
//    }
}
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	2000073c 	.word	0x2000073c
 8004048:	20000704 	.word	0x20000704
 800404c:	20000740 	.word	0x20000740
 8004050:	200006e4 	.word	0x200006e4

08004054 <_ZL18camera_rx_put_byteh>:

/* Her gelen byte kamera tarafina gelir */
static void camera_rx_put_byte(uint8_t b)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	4603      	mov	r3, r0
 800405c:	71fb      	strb	r3, [r7, #7]
    /* Kamera paketleri 0x55 0xAA ile baslar */
    if (camera_rx_len == 0U) {
 800405e:	4b1b      	ldr	r3, [pc, #108]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 8004060:	881b      	ldrh	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d103      	bne.n	800406e <_ZL18camera_rx_put_byteh+0x1a>
        if (b != 0x55U) {
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	2b55      	cmp	r3, #85	@ 0x55
 800406a:	d00a      	beq.n	8004082 <_ZL18camera_rx_put_byteh+0x2e>
            return;
 800406c:	e02a      	b.n	80040c4 <_ZL18camera_rx_put_byteh+0x70>
        }
    } else if (camera_rx_len == 1U) {
 800406e:	4b17      	ldr	r3, [pc, #92]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d105      	bne.n	8004082 <_ZL18camera_rx_put_byteh+0x2e>
        if (b != 0xAAU) {
 8004076:	79fb      	ldrb	r3, [r7, #7]
 8004078:	2baa      	cmp	r3, #170	@ 0xaa
 800407a:	d002      	beq.n	8004082 <_ZL18camera_rx_put_byteh+0x2e>
            /* baslangic hatasi -> reset */
            reset_camera_buffer();
 800407c:	f7ff ff7c 	bl	8003f78 <_ZL19reset_camera_bufferv>
            return;
 8004080:	e020      	b.n	80040c4 <_ZL18camera_rx_put_byteh+0x70>
        }
    }

    if (camera_rx_len < CAMERA_RX_BUFFER_SIZE) {
 8004082:	4b12      	ldr	r3, [pc, #72]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	2b2f      	cmp	r3, #47	@ 0x2f
 8004088:	d811      	bhi.n	80040ae <_ZL18camera_rx_put_byteh+0x5a>
        camera_rx_buf[camera_rx_len++] = b;
 800408a:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 800408c:	881b      	ldrh	r3, [r3, #0]
 800408e:	1c5a      	adds	r2, r3, #1
 8004090:	b291      	uxth	r1, r2
 8004092:	4a0e      	ldr	r2, [pc, #56]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 8004094:	8011      	strh	r1, [r2, #0]
 8004096:	4619      	mov	r1, r3
 8004098:	4a0d      	ldr	r2, [pc, #52]	@ (80040d0 <_ZL18camera_rx_put_byteh+0x7c>)
 800409a:	79fb      	ldrb	r3, [r7, #7]
 800409c:	5453      	strb	r3, [r2, r1]
        reset_camera_buffer();
        return;
    }

    /* Kamera paket bitisi F0 (son byte) */
    if (camera_rx_buf[camera_rx_len - 1U] == 0xF0U) {
 800409e:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	3b01      	subs	r3, #1
 80040a4:	4a0a      	ldr	r2, [pc, #40]	@ (80040d0 <_ZL18camera_rx_put_byteh+0x7c>)
 80040a6:	5cd3      	ldrb	r3, [r2, r3]
 80040a8:	2bf0      	cmp	r3, #240	@ 0xf0
 80040aa:	d10b      	bne.n	80040c4 <_ZL18camera_rx_put_byteh+0x70>
 80040ac:	e002      	b.n	80040b4 <_ZL18camera_rx_put_byteh+0x60>
        reset_camera_buffer();
 80040ae:	f7ff ff63 	bl	8003f78 <_ZL19reset_camera_bufferv>
        return;
 80040b2:	e007      	b.n	80040c4 <_ZL18camera_rx_put_byteh+0x70>
        /* Tam paket alindi */
        UART_HandleCameraPacket(camera_rx_buf, camera_rx_len);
 80040b4:	4b05      	ldr	r3, [pc, #20]	@ (80040cc <_ZL18camera_rx_put_byteh+0x78>)
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	4619      	mov	r1, r3
 80040ba:	4805      	ldr	r0, [pc, #20]	@ (80040d0 <_ZL18camera_rx_put_byteh+0x7c>)
 80040bc:	f7ff ff18 	bl	8003ef0 <_Z23UART_HandleCameraPacketPKht>
        reset_camera_buffer();
 80040c0:	f7ff ff5a 	bl	8003f78 <_ZL19reset_camera_bufferv>
    } else {
        /* Alternatif: packet[2] length alanina gore hizli bitti kontrolu yapilabilir:
           if (camera_rx_len >= 3) { expected_len = camera_rx_buf[2]; if (camera_rx_len >= expected_len+2) ... } */
    }
}
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000738 	.word	0x20000738
 80040d0:	20000708 	.word	0x20000708

080040d4 <memset>:
 80040d4:	4402      	add	r2, r0
 80040d6:	4603      	mov	r3, r0
 80040d8:	4293      	cmp	r3, r2
 80040da:	d100      	bne.n	80040de <memset+0xa>
 80040dc:	4770      	bx	lr
 80040de:	f803 1b01 	strb.w	r1, [r3], #1
 80040e2:	e7f9      	b.n	80040d8 <memset+0x4>

080040e4 <__libc_init_array>:
 80040e4:	b570      	push	{r4, r5, r6, lr}
 80040e6:	4d0d      	ldr	r5, [pc, #52]	@ (800411c <__libc_init_array+0x38>)
 80040e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004120 <__libc_init_array+0x3c>)
 80040ea:	1b64      	subs	r4, r4, r5
 80040ec:	10a4      	asrs	r4, r4, #2
 80040ee:	2600      	movs	r6, #0
 80040f0:	42a6      	cmp	r6, r4
 80040f2:	d109      	bne.n	8004108 <__libc_init_array+0x24>
 80040f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004124 <__libc_init_array+0x40>)
 80040f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004128 <__libc_init_array+0x44>)
 80040f8:	f000 f826 	bl	8004148 <_init>
 80040fc:	1b64      	subs	r4, r4, r5
 80040fe:	10a4      	asrs	r4, r4, #2
 8004100:	2600      	movs	r6, #0
 8004102:	42a6      	cmp	r6, r4
 8004104:	d105      	bne.n	8004112 <__libc_init_array+0x2e>
 8004106:	bd70      	pop	{r4, r5, r6, pc}
 8004108:	f855 3b04 	ldr.w	r3, [r5], #4
 800410c:	4798      	blx	r3
 800410e:	3601      	adds	r6, #1
 8004110:	e7ee      	b.n	80040f0 <__libc_init_array+0xc>
 8004112:	f855 3b04 	ldr.w	r3, [r5], #4
 8004116:	4798      	blx	r3
 8004118:	3601      	adds	r6, #1
 800411a:	e7f2      	b.n	8004102 <__libc_init_array+0x1e>
 800411c:	08004258 	.word	0x08004258
 8004120:	08004258 	.word	0x08004258
 8004124:	08004258 	.word	0x08004258
 8004128:	0800425c 	.word	0x0800425c

0800412c <memcpy>:
 800412c:	440a      	add	r2, r1
 800412e:	4291      	cmp	r1, r2
 8004130:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004134:	d100      	bne.n	8004138 <memcpy+0xc>
 8004136:	4770      	bx	lr
 8004138:	b510      	push	{r4, lr}
 800413a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800413e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004142:	4291      	cmp	r1, r2
 8004144:	d1f9      	bne.n	800413a <memcpy+0xe>
 8004146:	bd10      	pop	{r4, pc}

08004148 <_init>:
 8004148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800414a:	bf00      	nop
 800414c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800414e:	bc08      	pop	{r3}
 8004150:	469e      	mov	lr, r3
 8004152:	4770      	bx	lr

08004154 <_fini>:
 8004154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004156:	bf00      	nop
 8004158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800415a:	bc08      	pop	{r3}
 800415c:	469e      	mov	lr, r3
 800415e:	4770      	bx	lr
