<stg><name>top_kernel</name>


<trans_list>

<trans id="221" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM

]]></Node>
<StgValue><ssdm name="C_DRAM_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM

]]></Node>
<StgValue><ssdm name="A_DRAM_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="64">
<![CDATA[
entry:2 %col_sum_bank_63_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_63_load_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="64">
<![CDATA[
entry:3 %col_sum_bank_62_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_62_load_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="64">
<![CDATA[
entry:4 %col_sum_bank_61_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_61_load_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="64">
<![CDATA[
entry:5 %col_sum_bank_60_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_60_load_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="64">
<![CDATA[
entry:6 %col_sum_bank_59_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_59_load_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="64">
<![CDATA[
entry:7 %col_sum_bank_58_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_58_load_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="64">
<![CDATA[
entry:8 %col_sum_bank_57_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_57_load_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="64">
<![CDATA[
entry:9 %col_sum_bank_56_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_56_load_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="64">
<![CDATA[
entry:10 %col_sum_bank_55_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_55_load_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="64">
<![CDATA[
entry:11 %col_sum_bank_54_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_54_load_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="64">
<![CDATA[
entry:12 %col_sum_bank_53_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_53_load_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="64">
<![CDATA[
entry:13 %col_sum_bank_52_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_52_load_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="64">
<![CDATA[
entry:14 %col_sum_bank_51_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_51_load_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="64">
<![CDATA[
entry:15 %col_sum_bank_50_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_50_load_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="64">
<![CDATA[
entry:16 %col_sum_bank_49_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_49_load_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="64">
<![CDATA[
entry:17 %col_sum_bank_48_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_48_load_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="64">
<![CDATA[
entry:18 %col_sum_bank_47_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_47_load_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="64">
<![CDATA[
entry:19 %col_sum_bank_46_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_46_load_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="64">
<![CDATA[
entry:20 %col_sum_bank_45_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_45_load_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="64">
<![CDATA[
entry:21 %col_sum_bank_44_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_44_load_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="64">
<![CDATA[
entry:22 %col_sum_bank_43_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_43_load_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="64">
<![CDATA[
entry:23 %col_sum_bank_42_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_42_load_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="64">
<![CDATA[
entry:24 %col_sum_bank_41_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_41_load_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="64">
<![CDATA[
entry:25 %col_sum_bank_40_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_40_load_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="64">
<![CDATA[
entry:26 %col_sum_bank_39_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_39_load_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="64">
<![CDATA[
entry:27 %col_sum_bank_38_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_38_load_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="64">
<![CDATA[
entry:28 %col_sum_bank_37_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_37_load_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="64">
<![CDATA[
entry:29 %col_sum_bank_36_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_36_load_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="64">
<![CDATA[
entry:30 %col_sum_bank_35_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_35_load_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="64">
<![CDATA[
entry:31 %col_sum_bank_34_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_34_load_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="64">
<![CDATA[
entry:32 %col_sum_bank_33_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_33_load_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="64">
<![CDATA[
entry:33 %col_sum_bank_32_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_32_load_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="64">
<![CDATA[
entry:34 %col_sum_bank_31_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_31_load_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="64">
<![CDATA[
entry:35 %col_sum_bank_30_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_30_load_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="64">
<![CDATA[
entry:36 %col_sum_bank_29_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_29_load_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="64">
<![CDATA[
entry:37 %col_sum_bank_28_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_28_load_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="64">
<![CDATA[
entry:38 %col_sum_bank_27_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_27_load_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="64">
<![CDATA[
entry:39 %col_sum_bank_26_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_26_load_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="64">
<![CDATA[
entry:40 %col_sum_bank_25_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_25_load_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="64">
<![CDATA[
entry:41 %col_sum_bank_24_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_24_load_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="64">
<![CDATA[
entry:42 %col_sum_bank_23_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_23_load_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="64">
<![CDATA[
entry:43 %col_sum_bank_22_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_22_load_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="64">
<![CDATA[
entry:44 %col_sum_bank_21_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_21_load_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="64">
<![CDATA[
entry:45 %col_sum_bank_20_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_20_load_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="64">
<![CDATA[
entry:46 %col_sum_bank_19_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_19_load_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="64">
<![CDATA[
entry:47 %col_sum_bank_18_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_18_load_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="64">
<![CDATA[
entry:48 %col_sum_bank_17_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_17_load_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="64">
<![CDATA[
entry:49 %col_sum_bank_16_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_16_load_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="64">
<![CDATA[
entry:50 %col_sum_bank_15_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_15_load_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="64">
<![CDATA[
entry:51 %col_sum_bank_14_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_14_load_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="64">
<![CDATA[
entry:52 %col_sum_bank_13_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_13_load_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="64">
<![CDATA[
entry:53 %col_sum_bank_12_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_12_load_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="64">
<![CDATA[
entry:54 %col_sum_bank_11_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_11_load_loc"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="64">
<![CDATA[
entry:55 %col_sum_bank_10_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_10_load_loc"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="64">
<![CDATA[
entry:56 %col_sum_bank_9_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_9_load_loc"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="64">
<![CDATA[
entry:57 %col_sum_bank_8_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_8_load_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="64">
<![CDATA[
entry:58 %col_sum_bank_7_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_7_load_loc"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="64">
<![CDATA[
entry:59 %col_sum_bank_6_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_6_load_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="64">
<![CDATA[
entry:60 %col_sum_bank_5_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_5_load_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="64">
<![CDATA[
entry:61 %col_sum_bank_4_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_4_load_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="64">
<![CDATA[
entry:62 %col_sum_bank_3_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_3_load_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="64">
<![CDATA[
entry:63 %col_sum_bank_2_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_2_load_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="64">
<![CDATA[
entry:64 %col_sum_bank_1_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_1_load_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="64">
<![CDATA[
entry:65 %col_sum_bank_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_bank_load_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:101 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:173 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="62">
<![CDATA[
entry:102 %sext_ln51 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:103 %A_addr = getelementptr i32 %A, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:104 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="0">
<![CDATA[
entry:105 %call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4, i32 %A, i62 %trunc_ln, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="0">
<![CDATA[
entry:105 %call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4, i32 %A, i62 %trunc_ln, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="24" op_82_bw="0" op_83_bw="0">
<![CDATA[
entry:106 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_66_6, i24 %col_sum_bank_load_loc, i24 %col_sum_bank_1_load_loc, i24 %col_sum_bank_2_load_loc, i24 %col_sum_bank_3_load_loc, i24 %col_sum_bank_4_load_loc, i24 %col_sum_bank_5_load_loc, i24 %col_sum_bank_6_load_loc, i24 %col_sum_bank_7_load_loc, i24 %col_sum_bank_8_load_loc, i24 %col_sum_bank_9_load_loc, i24 %col_sum_bank_10_load_loc, i24 %col_sum_bank_11_load_loc, i24 %col_sum_bank_12_load_loc, i24 %col_sum_bank_13_load_loc, i24 %col_sum_bank_14_load_loc, i24 %col_sum_bank_15_load_loc, i24 %col_sum_bank_16_load_loc, i24 %col_sum_bank_17_load_loc, i24 %col_sum_bank_18_load_loc, i24 %col_sum_bank_19_load_loc, i24 %col_sum_bank_20_load_loc, i24 %col_sum_bank_21_load_loc, i24 %col_sum_bank_22_load_loc, i24 %col_sum_bank_23_load_loc, i24 %col_sum_bank_24_load_loc, i24 %col_sum_bank_25_load_loc, i24 %col_sum_bank_26_load_loc, i24 %col_sum_bank_27_load_loc, i24 %col_sum_bank_28_load_loc, i24 %col_sum_bank_29_load_loc, i24 %col_sum_bank_30_load_loc, i24 %col_sum_bank_31_load_loc, i24 %col_sum_bank_32_load_loc, i24 %col_sum_bank_33_load_loc, i24 %col_sum_bank_34_load_loc, i24 %col_sum_bank_35_load_loc, i24 %col_sum_bank_36_load_loc, i24 %col_sum_bank_37_load_loc, i24 %col_sum_bank_38_load_loc, i24 %col_sum_bank_39_load_loc, i24 %col_sum_bank_40_load_loc, i24 %col_sum_bank_41_load_loc, i24 %col_sum_bank_42_load_loc, i24 %col_sum_bank_43_load_loc, i24 %col_sum_bank_44_load_loc, i24 %col_sum_bank_45_load_loc, i24 %col_sum_bank_46_load_loc, i24 %col_sum_bank_47_load_loc, i24 %col_sum_bank_48_load_loc, i24 %col_sum_bank_49_load_loc, i24 %col_sum_bank_50_load_loc, i24 %col_sum_bank_51_load_loc, i24 %col_sum_bank_52_load_loc, i24 %col_sum_bank_53_load_loc, i24 %col_sum_bank_54_load_loc, i24 %col_sum_bank_55_load_loc, i24 %col_sum_bank_56_load_loc, i24 %col_sum_bank_57_load_loc, i24 %col_sum_bank_58_load_loc, i24 %col_sum_bank_59_load_loc, i24 %col_sum_bank_60_load_loc, i24 %col_sum_bank_61_load_loc, i24 %col_sum_bank_62_load_loc, i24 %col_sum_bank_63_load_loc, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="24" op_82_bw="0" op_83_bw="0">
<![CDATA[
entry:106 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_66_6, i24 %col_sum_bank_load_loc, i24 %col_sum_bank_1_load_loc, i24 %col_sum_bank_2_load_loc, i24 %col_sum_bank_3_load_loc, i24 %col_sum_bank_4_load_loc, i24 %col_sum_bank_5_load_loc, i24 %col_sum_bank_6_load_loc, i24 %col_sum_bank_7_load_loc, i24 %col_sum_bank_8_load_loc, i24 %col_sum_bank_9_load_loc, i24 %col_sum_bank_10_load_loc, i24 %col_sum_bank_11_load_loc, i24 %col_sum_bank_12_load_loc, i24 %col_sum_bank_13_load_loc, i24 %col_sum_bank_14_load_loc, i24 %col_sum_bank_15_load_loc, i24 %col_sum_bank_16_load_loc, i24 %col_sum_bank_17_load_loc, i24 %col_sum_bank_18_load_loc, i24 %col_sum_bank_19_load_loc, i24 %col_sum_bank_20_load_loc, i24 %col_sum_bank_21_load_loc, i24 %col_sum_bank_22_load_loc, i24 %col_sum_bank_23_load_loc, i24 %col_sum_bank_24_load_loc, i24 %col_sum_bank_25_load_loc, i24 %col_sum_bank_26_load_loc, i24 %col_sum_bank_27_load_loc, i24 %col_sum_bank_28_load_loc, i24 %col_sum_bank_29_load_loc, i24 %col_sum_bank_30_load_loc, i24 %col_sum_bank_31_load_loc, i24 %col_sum_bank_32_load_loc, i24 %col_sum_bank_33_load_loc, i24 %col_sum_bank_34_load_loc, i24 %col_sum_bank_35_load_loc, i24 %col_sum_bank_36_load_loc, i24 %col_sum_bank_37_load_loc, i24 %col_sum_bank_38_load_loc, i24 %col_sum_bank_39_load_loc, i24 %col_sum_bank_40_load_loc, i24 %col_sum_bank_41_load_loc, i24 %col_sum_bank_42_load_loc, i24 %col_sum_bank_43_load_loc, i24 %col_sum_bank_44_load_loc, i24 %col_sum_bank_45_load_loc, i24 %col_sum_bank_46_load_loc, i24 %col_sum_bank_47_load_loc, i24 %col_sum_bank_48_load_loc, i24 %col_sum_bank_49_load_loc, i24 %col_sum_bank_50_load_loc, i24 %col_sum_bank_51_load_loc, i24 %col_sum_bank_52_load_loc, i24 %col_sum_bank_53_load_loc, i24 %col_sum_bank_54_load_loc, i24 %col_sum_bank_55_load_loc, i24 %col_sum_bank_56_load_loc, i24 %col_sum_bank_57_load_loc, i24 %col_sum_bank_58_load_loc, i24 %col_sum_bank_59_load_loc, i24 %col_sum_bank_60_load_loc, i24 %col_sum_bank_61_load_loc, i24 %col_sum_bank_62_load_loc, i24 %col_sum_bank_63_load_loc, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:107 %col_sum_bank_load = load i24 %col_sum_bank_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_load"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:108 %col_sum_bank_1_load = load i24 %col_sum_bank_1_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_1_load"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:109 %col_sum_bank_2_load = load i24 %col_sum_bank_2_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_2_load"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:110 %col_sum_bank_3_load = load i24 %col_sum_bank_3_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_3_load"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:111 %col_sum_bank_4_load = load i24 %col_sum_bank_4_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_4_load"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:112 %col_sum_bank_5_load = load i24 %col_sum_bank_5_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_5_load"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:113 %col_sum_bank_6_load = load i24 %col_sum_bank_6_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_6_load"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:114 %col_sum_bank_7_load = load i24 %col_sum_bank_7_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_7_load"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:115 %col_sum_bank_8_load = load i24 %col_sum_bank_8_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_8_load"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:116 %col_sum_bank_9_load = load i24 %col_sum_bank_9_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_9_load"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:117 %col_sum_bank_10_load = load i24 %col_sum_bank_10_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_10_load"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:118 %col_sum_bank_11_load = load i24 %col_sum_bank_11_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_11_load"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:119 %col_sum_bank_12_load = load i24 %col_sum_bank_12_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_12_load"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:120 %col_sum_bank_13_load = load i24 %col_sum_bank_13_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_13_load"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:121 %col_sum_bank_14_load = load i24 %col_sum_bank_14_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_14_load"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:122 %col_sum_bank_15_load = load i24 %col_sum_bank_15_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_15_load"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:123 %col_sum_bank_16_load = load i24 %col_sum_bank_16_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_16_load"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:124 %col_sum_bank_17_load = load i24 %col_sum_bank_17_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_17_load"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:125 %col_sum_bank_18_load = load i24 %col_sum_bank_18_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_18_load"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:126 %col_sum_bank_19_load = load i24 %col_sum_bank_19_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_19_load"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:127 %col_sum_bank_20_load = load i24 %col_sum_bank_20_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_20_load"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:128 %col_sum_bank_21_load = load i24 %col_sum_bank_21_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_21_load"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:129 %col_sum_bank_22_load = load i24 %col_sum_bank_22_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_22_load"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:130 %col_sum_bank_23_load = load i24 %col_sum_bank_23_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_23_load"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:131 %col_sum_bank_24_load = load i24 %col_sum_bank_24_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_24_load"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:132 %col_sum_bank_25_load = load i24 %col_sum_bank_25_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_25_load"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:133 %col_sum_bank_26_load = load i24 %col_sum_bank_26_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_26_load"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:134 %col_sum_bank_27_load = load i24 %col_sum_bank_27_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_27_load"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:135 %col_sum_bank_28_load = load i24 %col_sum_bank_28_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_28_load"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:136 %col_sum_bank_29_load = load i24 %col_sum_bank_29_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_29_load"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:137 %col_sum_bank_30_load = load i24 %col_sum_bank_30_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_30_load"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:138 %col_sum_bank_31_load = load i24 %col_sum_bank_31_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_31_load"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:139 %col_sum_bank_32_load = load i24 %col_sum_bank_32_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_32_load"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:140 %col_sum_bank_33_load = load i24 %col_sum_bank_33_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_33_load"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:141 %col_sum_bank_34_load = load i24 %col_sum_bank_34_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_34_load"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:142 %col_sum_bank_35_load = load i24 %col_sum_bank_35_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_35_load"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:143 %col_sum_bank_36_load = load i24 %col_sum_bank_36_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_36_load"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:144 %col_sum_bank_37_load = load i24 %col_sum_bank_37_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_37_load"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:145 %col_sum_bank_38_load = load i24 %col_sum_bank_38_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_38_load"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:146 %col_sum_bank_39_load = load i24 %col_sum_bank_39_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_39_load"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:147 %col_sum_bank_40_load = load i24 %col_sum_bank_40_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_40_load"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:148 %col_sum_bank_41_load = load i24 %col_sum_bank_41_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_41_load"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:149 %col_sum_bank_42_load = load i24 %col_sum_bank_42_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_42_load"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:150 %col_sum_bank_43_load = load i24 %col_sum_bank_43_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_43_load"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:151 %col_sum_bank_44_load = load i24 %col_sum_bank_44_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_44_load"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:152 %col_sum_bank_45_load = load i24 %col_sum_bank_45_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_45_load"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:153 %col_sum_bank_46_load = load i24 %col_sum_bank_46_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_46_load"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:154 %col_sum_bank_47_load = load i24 %col_sum_bank_47_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_47_load"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:155 %col_sum_bank_48_load = load i24 %col_sum_bank_48_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_48_load"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:156 %col_sum_bank_49_load = load i24 %col_sum_bank_49_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_49_load"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:157 %col_sum_bank_50_load = load i24 %col_sum_bank_50_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_50_load"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:158 %col_sum_bank_51_load = load i24 %col_sum_bank_51_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_51_load"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:159 %col_sum_bank_52_load = load i24 %col_sum_bank_52_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_52_load"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:160 %col_sum_bank_53_load = load i24 %col_sum_bank_53_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_53_load"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:161 %col_sum_bank_54_load = load i24 %col_sum_bank_54_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_54_load"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:162 %col_sum_bank_55_load = load i24 %col_sum_bank_55_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_55_load"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:163 %col_sum_bank_56_load = load i24 %col_sum_bank_56_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_56_load"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:164 %col_sum_bank_57_load = load i24 %col_sum_bank_57_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_57_load"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:165 %col_sum_bank_58_load = load i24 %col_sum_bank_58_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_58_load"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:166 %col_sum_bank_59_load = load i24 %col_sum_bank_59_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_59_load"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:167 %col_sum_bank_60_load = load i24 %col_sum_bank_60_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_60_load"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:168 %col_sum_bank_61_load = load i24 %col_sum_bank_61_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_61_load"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:169 %col_sum_bank_62_load = load i24 %col_sum_bank_62_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_62_load"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
entry:170 %col_sum_bank_63_load = load i24 %col_sum_bank_63_load_loc

]]></Node>
<StgValue><ssdm name="col_sum_bank_63_load"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="17" op_66_bw="17" op_67_bw="17" op_68_bw="17" op_69_bw="17" op_70_bw="17" op_71_bw="17" op_72_bw="17">
<![CDATA[
entry:171 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_83_8, i24 %col_sum_bank_load, i24 %col_sum_bank_1_load, i24 %col_sum_bank_2_load, i24 %col_sum_bank_3_load, i24 %col_sum_bank_4_load, i24 %col_sum_bank_5_load, i24 %col_sum_bank_6_load, i24 %col_sum_bank_7_load, i24 %col_sum_bank_8_load, i24 %col_sum_bank_9_load, i24 %col_sum_bank_10_load, i24 %col_sum_bank_11_load, i24 %col_sum_bank_12_load, i24 %col_sum_bank_13_load, i24 %col_sum_bank_14_load, i24 %col_sum_bank_15_load, i24 %col_sum_bank_16_load, i24 %col_sum_bank_17_load, i24 %col_sum_bank_18_load, i24 %col_sum_bank_19_load, i24 %col_sum_bank_20_load, i24 %col_sum_bank_21_load, i24 %col_sum_bank_22_load, i24 %col_sum_bank_23_load, i24 %col_sum_bank_24_load, i24 %col_sum_bank_25_load, i24 %col_sum_bank_26_load, i24 %col_sum_bank_27_load, i24 %col_sum_bank_28_load, i24 %col_sum_bank_29_load, i24 %col_sum_bank_30_load, i24 %col_sum_bank_31_load, i24 %col_sum_bank_32_load, i24 %col_sum_bank_33_load, i24 %col_sum_bank_34_load, i24 %col_sum_bank_35_load, i24 %col_sum_bank_36_load, i24 %col_sum_bank_37_load, i24 %col_sum_bank_38_load, i24 %col_sum_bank_39_load, i24 %col_sum_bank_40_load, i24 %col_sum_bank_41_load, i24 %col_sum_bank_42_load, i24 %col_sum_bank_43_load, i24 %col_sum_bank_44_load, i24 %col_sum_bank_45_load, i24 %col_sum_bank_46_load, i24 %col_sum_bank_47_load, i24 %col_sum_bank_48_load, i24 %col_sum_bank_49_load, i24 %col_sum_bank_50_load, i24 %col_sum_bank_51_load, i24 %col_sum_bank_52_load, i24 %col_sum_bank_53_load, i24 %col_sum_bank_54_load, i24 %col_sum_bank_55_load, i24 %col_sum_bank_56_load, i24 %col_sum_bank_57_load, i24 %col_sum_bank_58_load, i24 %col_sum_bank_59_load, i24 %col_sum_bank_60_load, i24 %col_sum_bank_61_load, i24 %col_sum_bank_62_load, i24 %col_sum_bank_63_load, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="172" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="17" op_66_bw="17" op_67_bw="17" op_68_bw="17" op_69_bw="17" op_70_bw="17" op_71_bw="17" op_72_bw="17">
<![CDATA[
entry:171 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_83_8, i24 %col_sum_bank_load, i24 %col_sum_bank_1_load, i24 %col_sum_bank_2_load, i24 %col_sum_bank_3_load, i24 %col_sum_bank_4_load, i24 %col_sum_bank_5_load, i24 %col_sum_bank_6_load, i24 %col_sum_bank_7_load, i24 %col_sum_bank_8_load, i24 %col_sum_bank_9_load, i24 %col_sum_bank_10_load, i24 %col_sum_bank_11_load, i24 %col_sum_bank_12_load, i24 %col_sum_bank_13_load, i24 %col_sum_bank_14_load, i24 %col_sum_bank_15_load, i24 %col_sum_bank_16_load, i24 %col_sum_bank_17_load, i24 %col_sum_bank_18_load, i24 %col_sum_bank_19_load, i24 %col_sum_bank_20_load, i24 %col_sum_bank_21_load, i24 %col_sum_bank_22_load, i24 %col_sum_bank_23_load, i24 %col_sum_bank_24_load, i24 %col_sum_bank_25_load, i24 %col_sum_bank_26_load, i24 %col_sum_bank_27_load, i24 %col_sum_bank_28_load, i24 %col_sum_bank_29_load, i24 %col_sum_bank_30_load, i24 %col_sum_bank_31_load, i24 %col_sum_bank_32_load, i24 %col_sum_bank_33_load, i24 %col_sum_bank_34_load, i24 %col_sum_bank_35_load, i24 %col_sum_bank_36_load, i24 %col_sum_bank_37_load, i24 %col_sum_bank_38_load, i24 %col_sum_bank_39_load, i24 %col_sum_bank_40_load, i24 %col_sum_bank_41_load, i24 %col_sum_bank_42_load, i24 %col_sum_bank_43_load, i24 %col_sum_bank_44_load, i24 %col_sum_bank_45_load, i24 %col_sum_bank_46_load, i24 %col_sum_bank_47_load, i24 %col_sum_bank_48_load, i24 %col_sum_bank_49_load, i24 %col_sum_bank_50_load, i24 %col_sum_bank_51_load, i24 %col_sum_bank_52_load, i24 %col_sum_bank_53_load, i24 %col_sum_bank_54_load, i24 %col_sum_bank_55_load, i24 %col_sum_bank_56_load, i24 %col_sum_bank_57_load, i24 %col_sum_bank_58_load, i24 %col_sum_bank_59_load, i24 %col_sum_bank_60_load, i24 %col_sum_bank_61_load, i24 %col_sum_bank_62_load, i24 %col_sum_bank_63_load, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
entry:172 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i17 0

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="174" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
entry:172 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i17 0

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="62">
<![CDATA[
entry:174 %sext_ln94 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:175 %C_addr = getelementptr i32 %C, i64 %sext_ln94

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:176 %empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="178" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="62" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
entry:177 %call_ln94 = call void @top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i32 %C, i62 %trunc_ln2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="62" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
entry:177 %call_ln94 = call void @top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i32 %C, i62 %trunc_ln2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="180" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:178 %empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="181" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:178 %empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="182" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:178 %empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="183" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:178 %empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:66 %spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln17"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:76 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:77 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:78 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:79 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:80 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:82 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:83 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:84 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:85 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:86 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:87 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:88 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:89 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:90 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:91 %specmemcore_ln30 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln30"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:92 %specmemcore_ln31 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln31"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:93 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:94 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:95 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:96 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:97 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:98 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:99 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:100 %specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln32"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:178 %empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0">
<![CDATA[
entry:179 %ret_ln108 = ret

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
