

================================================================
== Vivado HLS Report for 'load_weight'
================================================================
* Date:           Sun Apr  7 13:15:18 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  100|  100|  100|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   91|   91|         3|          1|          1|    90|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (!tmp_s)
	10  / (tmp_s)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 17.0>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ky_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ky)"   --->   Operation 13 'read' 'ky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kx)"   --->   Operation 14 'read' 'kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%chin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chin)"   --->   Operation 15 'read' 'chin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_offset1)"   --->   Operation 16 'read' 'weight_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weight_offset)"   --->   Operation 17 'read' 'weight_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %chin_read, %ky_read" [current_conv/current_conv.cpp:62]   --->   Operation 18 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (8.51ns)   --->   "%n = mul i32 %kx_read, %tmp1" [current_conv/current_conv.cpp:62]   --->   Operation 19 'mul' 'n' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i32 %weight_offset1_read to i33" [current_conv/current_conv.cpp:68]   --->   Operation 20 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %weight_offset_read to i33" [current_conv/current_conv.cpp:68]   --->   Operation 21 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%sum2 = add i33 %tmp_3_cast, %sext_cast" [current_conv/current_conv.cpp:68]   --->   Operation 22 'add' 'sum2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum2_cast = sext i33 %sum2 to i64" [current_conv/current_conv.cpp:68]   --->   Operation 23 'sext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr float* %weight, i64 %sum2_cast" [current_conv/current_conv.cpp:68]   --->   Operation 24 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 43.7>
ST_2 : Operation 25 [7/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 25 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 43.7>
ST_3 : Operation 26 [6/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 26 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 43.7>
ST_4 : Operation 27 [5/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 27 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 43.7>
ST_5 : Operation 28 [4/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 28 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 43.7>
ST_6 : Operation 29 [3/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 29 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 43.7>
ST_7 : Operation 30 [2/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 30 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 43.7>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weight, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999999, [5 x i8]* @p_str10, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/7] (43.7ns)   --->   "%weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weight_addr, i32 %n)" [current_conv/current_conv.cpp:68]   --->   Operation 32 'readreq' 'weight_addr_rd_req' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (1.76ns)   --->   "br label %1" [current_conv/current_conv.cpp:63]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%c = phi i31 [ 0, %0 ], [ %c_1, %2 ]"   --->   Operation 34 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%c_cast = zext i31 %c to i32" [current_conv/current_conv.cpp:63]   --->   Operation 35 'zext' 'c_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %c_cast, %n" [current_conv/current_conv.cpp:63]   --->   Operation 36 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [1/1] (2.52ns)   --->   "%c_1 = add i31 %c, 1" [current_conv/current_conv.cpp:63]   --->   Operation 37 'add' 'c_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %3" [current_conv/current_conv.cpp:63]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 43.7>
ST_10 : Operation 39 [1/1] (43.7ns)   --->   "%weight_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weight_addr)" [current_conv/current_conv.cpp:68]   --->   Operation 39 'read' 'weight_addr_read' <Predicate = (tmp_s)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [current_conv/current_conv.cpp:64]   --->   Operation 40 'specregionbegin' 'tmp_11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:65]   --->   Operation 41 'specpipeline' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 90, i32 90, i32 90, [1 x i8]* @p_str1) nounwind" [current_conv/current_conv.cpp:66]   --->   Operation 42 'speclooptripcount' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_12 = zext i31 %c to i64" [current_conv/current_conv.cpp:68]   --->   Operation 43 'zext' 'tmp_12' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr [25600 x float]* %weight_buffer, i64 0, i64 %tmp_12" [current_conv/current_conv.cpp:68]   --->   Operation 44 'getelementptr' 'weight_buffer_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (3.25ns)   --->   "store float %weight_addr_read, float* %weight_buffer_addr, align 4" [current_conv/current_conv.cpp:68]   --->   Operation 45 'store' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25600> <RAM>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_11)" [current_conv/current_conv.cpp:69]   --->   Operation 46 'specregionend' 'empty' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [current_conv/current_conv.cpp:63]   --->   Operation 47 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [current_conv/current_conv.cpp:71]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 17ns
The critical path consists of the following:
	wire read on port 'ky' [8]  (0 ns)
	'mul' operation ('tmp1', current_conv/current_conv.cpp:62) [14]  (8.51 ns)
	'mul' operation ('n', current_conv/current_conv.cpp:62) [15]  (8.51 ns)

 <State 2>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 3>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 4>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 5>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 6>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 7>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 8>: 43.8ns
The critical path consists of the following:
	bus request on port 'weight' (current_conv/current_conv.cpp:68) [21]  (43.8 ns)

 <State 9>: 2.52ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', current_conv/current_conv.cpp:63) [24]  (0 ns)
	'add' operation ('c', current_conv/current_conv.cpp:63) [27]  (2.52 ns)

 <State 10>: 43.8ns
The critical path consists of the following:
	bus read on port 'weight' (current_conv/current_conv.cpp:68) [34]  (43.8 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_buffer_addr', current_conv/current_conv.cpp:68) [35]  (0 ns)
	'store' operation (current_conv/current_conv.cpp:68) of variable 'weight_addr_read', current_conv/current_conv.cpp:68 on array 'weight_buffer' [36]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
