Protel Design System Design Rule Check
PCB File : D:\Ð? ÁN 2\PCB_Project\PCB1.PcbDoc
Date     : 11/26/2023
Time     : 6:23:02 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-10(3974.37mil,3600mil) on Top Layer And Pad U1-9(3954.685mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-18(4074.606mil,3759.291mil) on Top Layer And Pad U1-19(4074.606mil,3778.976mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-19(4074.606mil,3778.976mil) on Top Layer And Pad U1-20(4074.606mil,3798.661mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-2(3816.89mil,3600mil) on Top Layer And Pad U1-3(3836.575mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-20(4074.606mil,3798.661mil) on Top Layer And Pad U1-21(4074.606mil,3818.347mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-21(4074.606mil,3818.347mil) on Top Layer And Pad U1-22(4074.606mil,3838.032mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-22(4074.606mil,3838.032mil) on Top Layer And Pad U1-23(4074.606mil,3857.716mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-23(4074.606mil,3857.716mil) on Top Layer And Pad U1-24(4074.606mil,3877.402mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-3(3836.575mil,3600mil) on Top Layer And Pad U1-4(3856.26mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-34(3836.575mil,3938.268mil) on Top Layer And Pad U1-35(3816.89mil,3938.268mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-35(3816.89mil,3938.268mil) on Top Layer And Pad U1-36(3797.205mil,3938.268mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-37(3736.339mil,3877.402mil) on Top Layer And Pad U1-38(3736.339mil,3857.716mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-38(3736.339mil,3857.716mil) on Top Layer And Pad U1-39(3736.339mil,3838.032mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-39(3736.339mil,3838.032mil) on Top Layer And Pad U1-40(3736.339mil,3818.347mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-4(3856.26mil,3600mil) on Top Layer And Pad U1-5(3875.945mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-5(3875.945mil,3600mil) on Top Layer And Pad U1-6(3895.63mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-6(3895.63mil,3600mil) on Top Layer And Pad U1-7(3915.315mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-7(3915.315mil,3600mil) on Top Layer And Pad U1-8(3935mil,3600mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-8(3935mil,3600mil) on Top Layer And Pad U1-9(3954.685mil,3600mil) on Top Layer 
Rule Violations :19

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=35mil) (Preferred=25mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(8621.382mil,3630.004mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(9750mil,3460mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(1960mil,2180mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(1960mil,4650mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(4985mil,2180mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(4985mil,4650mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.408mil < 10mil) Between Pad C5-1(3470.002mil,3810mil) on Top Layer And Via (3470.908mil,3759.092mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.408mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-1(3210.945mil,4432.402mil) on Top Layer And Pad IC1-2(3210.945mil,4395mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad IC1-2(3210.945mil,4395mil) on Top Layer And Pad IC1-3(3210.945mil,4357.599mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J2-1(2371.843mil,3421.693mil) on Top Layer And Pad J2-2(2371.843mil,3396.102mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J2-2(2371.843mil,3396.102mil) on Top Layer And Pad J2-3(2371.843mil,3370.512mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J2-3(2371.843mil,3370.512mil) on Top Layer And Pad J2-4(2371.843mil,3344.921mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 10mil) Between Pad J2-4(2371.843mil,3344.921mil) on Top Layer And Pad J2-5(2371.843mil,3318.512mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.665mil < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Via (3155mil,3860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.668mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Via (3325mil,3860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.667mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.317mil < 10mil) Between Pad R2-1(3464.998mil,3915mil) on Top Layer And Via (3510mil,3915mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.317mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.315mil < 10mil) Between Pad R21-2(4625mil,3010mil) on Top Layer And Via (4670mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.008mil < 10mil) Between Pad U2-3(2771mil,3840mil) on Top Layer And Via (2755mil,3930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-1(2514.055mil,4342.598mil) on Top Layer And Pad U3-2(2514.055mil,4380mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-2(2514.055mil,4380mil) on Top Layer And Pad U3-3(2514.055mil,4417.401mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-4(2395.945mil,4417.401mil) on Top Layer And Pad U3-5(2395.945mil,4380mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-5(2395.945mil,4380mil) on Top Layer And Pad U3-6(2395.945mil,4342.598mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-1(2431.614mil,4205.591mil) on Top Layer And Pad U4-2(2431.614mil,4180mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-2(2431.614mil,4180mil) on Top Layer And Pad U4-3(2431.614mil,4154.409mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-3(2431.614mil,4154.409mil) on Top Layer And Pad U4-4(2431.614mil,4128.819mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.906mil < 10mil) Between Pad U4-4(2431.614mil,4128.819mil) on Top Layer And Via (2360mil,4125mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-5(2658.386mil,4128.819mil) on Top Layer And Pad U4-6(2658.386mil,4154.409mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(2658.386mil,4154.409mil) on Top Layer And Pad U4-7(2658.386mil,4180mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-7(2658.386mil,4180mil) on Top Layer And Pad U4-8(2658.386mil,4205.591mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.079mil < 10mil) Between Via (4130mil,3905mil) from Top Layer to Bottom Layer And Via (4145mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.079mil] / [Bottom Solder] Mask Sliver [6.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (4180.874mil,3730.494mil) from Top Layer to Bottom Layer And Via (4212.963mil,3741.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.671mil < 10mil) Between Via (4212.963mil,3741.732mil) from Top Layer to Bottom Layer And Via (4240mil,3765mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.671mil] / [Bottom Solder] Mask Sliver [3.671mil]
Rule Violations :26

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (2254.843mil,3286.437mil) on Top Overlay And Pad J2-5(2255mil,3215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.258mil < 10mil) Between Arc (2573.606mil,3452.004mil) on Top Overlay And Pad U7-9(2525mil,3435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.322mil < 10mil) Between Arc (2575.576mil,3069.965mil) on Top Overlay And Pad U7-16(2525mil,3085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.226mil < 10mil) Between Arc (2698.831mil,3066.032mil) on Top Overlay And Pad U7-1(2745.472mil,3085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Arc (2698.831mil,3453.968mil) on Top Overlay And Pad U7-8(2745.472mil,3435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.37mil < 10mil) Between Arc (2832.992mil,3773.071mil) on Top Overlay And Pad U2-3(2771mil,3840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.59mil < 10mil) Between Arc (3319.172mil,2375mil) on Top Overlay And Pad SW2-1(3220mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.295mil < 10mil) Between Arc (3319.172mil,2375mil) on Top Overlay And Pad SW2-2(3420mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.59mil < 10mil) Between Arc (3694.172mil,2375mil) on Top Overlay And Pad SW3-1(3595mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.295mil < 10mil) Between Arc (3694.172mil,2375mil) on Top Overlay And Pad SW3-2(3795mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.59mil < 10mil) Between Arc (4074.172mil,2375mil) on Top Overlay And Pad SW4-1(3975mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.295mil < 10mil) Between Arc (4074.172mil,2375mil) on Top Overlay And Pad SW4-2(4175mil,2375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.629mil < 10mil) Between Arc (4750.969mil,3852.575mil) on Top Overlay And Pad U5-1(4650mil,3865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.428mil < 10mil) Between Arc (4750.969mil,3852.575mil) on Top Overlay And Pad U5-3(4850mil,3865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.428mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C10-1(3565mil,2590mil) on Top Layer And Track (3540.002mil,2556mil)(3540.002mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-1(3565mil,2590mil) on Top Layer And Track (3540.002mil,2556mil)(3680.002mil,2556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-1(3565mil,2590mil) on Top Layer And Track (3540.002mil,2623mil)(3680.002mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-1(3565mil,2590mil) on Top Layer And Track (3593mil,2565mil)(3627mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-1(3565mil,2590mil) on Top Layer And Track (3593mil,2615mil)(3627mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(3655mil,2590mil) on Top Layer And Text "SW3" (3616.684mil,2520.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-2(3655mil,2590mil) on Top Layer And Track (3540.002mil,2556mil)(3680.002mil,2556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(3655mil,2590mil) on Top Layer And Track (3540.002mil,2623mil)(3680.002mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-2(3655mil,2590mil) on Top Layer And Track (3593mil,2565mil)(3627mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C10-2(3655mil,2590mil) on Top Layer And Track (3593mil,2615mil)(3627mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C10-2(3655mil,2590mil) on Top Layer And Track (3680.002mil,2556mil)(3680.002mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(3944.998mil,2595mil) on Top Layer And Text "SW4" (3961.684mil,2540.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C11-1(3944.998mil,2595mil) on Top Layer And Track (3920mil,2561mil)(3920mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-1(3944.998mil,2595mil) on Top Layer And Track (3920mil,2561mil)(4060mil,2561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(3944.998mil,2595mil) on Top Layer And Track (3920mil,2628mil)(4060mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-1(3944.998mil,2595mil) on Top Layer And Track (3972.998mil,2570mil)(4006.998mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-1(3944.998mil,2595mil) on Top Layer And Track (3972.998mil,2620mil)(4006.998mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(4034.998mil,2595mil) on Top Layer And Text "SW4" (3961.684mil,2540.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-2(4034.998mil,2595mil) on Top Layer And Track (3920mil,2561mil)(4060mil,2561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(4034.998mil,2595mil) on Top Layer And Track (3920mil,2628mil)(4060mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-2(4034.998mil,2595mil) on Top Layer And Track (3972.998mil,2570mil)(4006.998mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C11-2(4034.998mil,2595mil) on Top Layer And Track (3972.998mil,2620mil)(4006.998mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C11-2(4034.998mil,2595mil) on Top Layer And Track (4060mil,2561mil)(4060mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(4490mil,3984.998mil) on Top Layer And Track (4457mil,3870mil)(4457mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C1-2(4490mil,3984.998mil) on Top Layer And Track (4457mil,4010mil)(4524mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-2(4490mil,3984.998mil) on Top Layer And Track (4465mil,3922.998mil)(4465mil,3956.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C1-2(4490mil,3984.998mil) on Top Layer And Track (4515mil,3922.998mil)(4515mil,3956.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(4490mil,3984.998mil) on Top Layer And Track (4524mil,3870mil)(4524mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(3090mil,3915mil) on Top Layer And Text "R13" (2988mil,3881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(3090mil,3915mil) on Top Layer And Track (2974.998mil,3882mil)(3114.998mil,3882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(3090mil,3915mil) on Top Layer And Track (2974.998mil,3949mil)(3114.998mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-1(3090mil,3915mil) on Top Layer And Track (3028mil,3890mil)(3062mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C12-1(3090mil,3915mil) on Top Layer And Track (3028mil,3940mil)(3062mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C12-1(3090mil,3915mil) on Top Layer And Track (3114.998mil,3882mil)(3114.998mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(3000mil,3915mil) on Top Layer And Text "R13" (2988mil,3881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C12-2(3000mil,3915mil) on Top Layer And Track (2974.998mil,3882mil)(2974.998mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(3000mil,3915mil) on Top Layer And Track (2974.998mil,3882mil)(3114.998mil,3882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(3000mil,3915mil) on Top Layer And Track (2974.998mil,3949mil)(3114.998mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(3000mil,3915mil) on Top Layer And Track (3028mil,3890mil)(3062mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(3000mil,3915mil) on Top Layer And Track (3028mil,3940mil)(3062mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C13-1(2544.998mil,4020mil) on Top Layer And Track (2520mil,3986mil)(2520mil,4053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-1(2544.998mil,4020mil) on Top Layer And Track (2520mil,3986mil)(2660mil,3986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(2544.998mil,4020mil) on Top Layer And Track (2520mil,4053mil)(2660mil,4053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-1(2544.998mil,4020mil) on Top Layer And Track (2572.998mil,3995mil)(2606.998mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-1(2544.998mil,4020mil) on Top Layer And Track (2572.998mil,4045mil)(2606.998mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(2634.998mil,4020mil) on Top Layer And Text "U2" (2641.732mil,3966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-2(2634.998mil,4020mil) on Top Layer And Track (2520mil,3986mil)(2660mil,3986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(2634.998mil,4020mil) on Top Layer And Track (2520mil,4053mil)(2660mil,4053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-2(2634.998mil,4020mil) on Top Layer And Track (2572.998mil,3995mil)(2606.998mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C13-2(2634.998mil,4020mil) on Top Layer And Track (2572.998mil,4045mil)(2606.998mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C13-2(2634.998mil,4020mil) on Top Layer And Track (2660mil,3986mil)(2660mil,4053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.129mil < 10mil) Between Pad C14-1(3320mil,4210mil) on Multi-Layer And Text "+" (3355mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(3235mil,4040mil) on Top Layer And Text "C3" (3182.002mil,3982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-1(3235mil,4040mil) on Top Layer And Track (3119.998mil,4007mil)(3259.998mil,4007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-1(3235mil,4040mil) on Top Layer And Track (3119.998mil,4074mil)(3259.998mil,4074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-1(3235mil,4040mil) on Top Layer And Track (3173mil,4015mil)(3207mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C16-1(3235mil,4040mil) on Top Layer And Track (3173mil,4065mil)(3207mil,4065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C16-1(3235mil,4040mil) on Top Layer And Track (3259.998mil,4007mil)(3259.998mil,4074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C16-2(3145mil,4040mil) on Top Layer And Track (3119.998mil,4007mil)(3119.998mil,4074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-2(3145mil,4040mil) on Top Layer And Track (3119.998mil,4007mil)(3259.998mil,4007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-2(3145mil,4040mil) on Top Layer And Track (3119.998mil,4074mil)(3259.998mil,4074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-2(3145mil,4040mil) on Top Layer And Track (3173mil,4015mil)(3207mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-2(3145mil,4040mil) on Top Layer And Track (3173mil,4065mil)(3207mil,4065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-1(2170mil,4129.998mil) on Top Layer And Track (2137mil,4105mil)(2137mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C17-1(2170mil,4129.998mil) on Top Layer And Track (2137mil,4105mil)(2204mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-1(2170mil,4129.998mil) on Top Layer And Track (2145mil,4157.998mil)(2145mil,4191.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-1(2170mil,4129.998mil) on Top Layer And Track (2195mil,4157.998mil)(2195mil,4191.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-1(2170mil,4129.998mil) on Top Layer And Track (2204mil,4105mil)(2204mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(2170mil,4219.998mil) on Top Layer And Track (2137mil,4105mil)(2137mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C17-2(2170mil,4219.998mil) on Top Layer And Track (2137mil,4245mil)(2204mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-2(2170mil,4219.998mil) on Top Layer And Track (2145mil,4157.998mil)(2145mil,4191.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C17-2(2170mil,4219.998mil) on Top Layer And Track (2195mil,4157.998mil)(2195mil,4191.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(2170mil,4219.998mil) on Top Layer And Track (2204mil,4105mil)(2204mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-1(2285mil,4440mil) on Top Layer And Track (2251mil,4324.998mil)(2251mil,4464.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C18-1(2285mil,4440mil) on Top Layer And Track (2251mil,4464.998mil)(2318mil,4464.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-1(2285mil,4440mil) on Top Layer And Track (2260mil,4378mil)(2260mil,4412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C18-1(2285mil,4440mil) on Top Layer And Track (2310mil,4378mil)(2310mil,4412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-1(2285mil,4440mil) on Top Layer And Track (2318mil,4324.998mil)(2318mil,4464.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.328mil < 10mil) Between Pad C18-2(2285mil,4350mil) on Top Layer And Text "R14" (2234mil,4277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-2(2285mil,4350mil) on Top Layer And Track (2251mil,4324.998mil)(2251mil,4464.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C18-2(2285mil,4350mil) on Top Layer And Track (2251mil,4324.998mil)(2318mil,4324.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-2(2285mil,4350mil) on Top Layer And Track (2260mil,4378mil)(2260mil,4412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-2(2285mil,4350mil) on Top Layer And Track (2310mil,4378mil)(2310mil,4412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-2(2285mil,4350mil) on Top Layer And Track (2318mil,4324.998mil)(2318mil,4464.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(4532mil,3575mil) on Top Layer And Text "R16" (4447.016mil,3520.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-1(4532mil,3575mil) on Top Layer And Track (4416.998mil,3542mil)(4556.998mil,3542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-1(4532mil,3575mil) on Top Layer And Track (4416.998mil,3609mil)(4556.998mil,3609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-1(4532mil,3575mil) on Top Layer And Track (4470mil,3550mil)(4504mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C19-1(4532mil,3575mil) on Top Layer And Track (4470mil,3600mil)(4504mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C19-1(4532mil,3575mil) on Top Layer And Track (4556.998mil,3542mil)(4556.998mil,3609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-2(4442mil,3575mil) on Top Layer And Text "R16" (4447.016mil,3520.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C19-2(4442mil,3575mil) on Top Layer And Track (4416.998mil,3542mil)(4416.998mil,3609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-2(4442mil,3575mil) on Top Layer And Track (4416.998mil,3542mil)(4556.998mil,3542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-2(4442mil,3575mil) on Top Layer And Track (4416.998mil,3609mil)(4556.998mil,3609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-2(4442mil,3575mil) on Top Layer And Track (4470mil,3550mil)(4504mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-2(4442mil,3575mil) on Top Layer And Track (4470mil,3600mil)(4504mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(2890mil,3590mil) on Top Layer And Text "C23" (2782.002mil,3571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C22-1(2890mil,3590mil) on Top Layer And Track (2774.998mil,3557mil)(2914.998mil,3557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C22-1(2890mil,3590mil) on Top Layer And Track (2774.998mil,3624mil)(2914.998mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C22-1(2890mil,3590mil) on Top Layer And Track (2828mil,3565mil)(2862mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C22-1(2890mil,3590mil) on Top Layer And Track (2828mil,3615mil)(2862mil,3615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C22-1(2890mil,3590mil) on Top Layer And Track (2914.998mil,3557mil)(2914.998mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(2800mil,3590mil) on Top Layer And Text "C23" (2782.002mil,3571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C22-2(2800mil,3590mil) on Top Layer And Track (2774.998mil,3557mil)(2774.998mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C22-2(2800mil,3590mil) on Top Layer And Track (2774.998mil,3557mil)(2914.998mil,3557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C22-2(2800mil,3590mil) on Top Layer And Track (2774.998mil,3624mil)(2914.998mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C22-2(2800mil,3590mil) on Top Layer And Track (2828mil,3565mil)(2862mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C22-2(2800mil,3590mil) on Top Layer And Track (2828mil,3615mil)(2862mil,3615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(3290.002mil,3915mil) on Top Layer And Track (3175mil,3882mil)(3315mil,3882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(3290.002mil,3915mil) on Top Layer And Track (3175mil,3949mil)(3315mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(3290.002mil,3915mil) on Top Layer And Track (3228.002mil,3890mil)(3262.002mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C3-1(3290.002mil,3915mil) on Top Layer And Track (3228.002mil,3940mil)(3262.002mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C3-1(3290.002mil,3915mil) on Top Layer And Track (3315mil,3882mil)(3315mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3200.002mil,3915mil) on Top Layer And Text "R1" (3193.342mil,3870.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C3-2(3200.002mil,3915mil) on Top Layer And Track (3175mil,3882mil)(3175mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(3200.002mil,3915mil) on Top Layer And Track (3175mil,3882mil)(3315mil,3882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(3200.002mil,3915mil) on Top Layer And Track (3175mil,3949mil)(3315mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(3200.002mil,3915mil) on Top Layer And Track (3228.002mil,3890mil)(3262.002mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(3200.002mil,3915mil) on Top Layer And Track (3228.002mil,3940mil)(3262.002mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(4535mil,3365mil) on Top Layer And Track (4419.998mil,3332mil)(4559.998mil,3332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(4535mil,3365mil) on Top Layer And Track (4419.998mil,3399mil)(4559.998mil,3399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-1(4535mil,3365mil) on Top Layer And Track (4473mil,3340mil)(4507mil,3340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C4-1(4535mil,3365mil) on Top Layer And Track (4473mil,3390mil)(4507mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C4-1(4535mil,3365mil) on Top Layer And Track (4559.998mil,3332mil)(4559.998mil,3399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C4-2(4445mil,3365mil) on Top Layer And Track (4419.998mil,3332mil)(4419.998mil,3399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(4445mil,3365mil) on Top Layer And Track (4419.998mil,3332mil)(4559.998mil,3332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(4445mil,3365mil) on Top Layer And Track (4419.998mil,3399mil)(4559.998mil,3399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-2(4445mil,3365mil) on Top Layer And Track (4473mil,3340mil)(4507mil,3340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-2(4445mil,3365mil) on Top Layer And Track (4473mil,3390mil)(4507mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-1(3470.002mil,3810mil) on Top Layer And Track (3355mil,3777mil)(3495mil,3777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-1(3470.002mil,3810mil) on Top Layer And Track (3355mil,3844mil)(3495mil,3844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(3470.002mil,3810mil) on Top Layer And Track (3408.002mil,3785mil)(3442.002mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C5-1(3470.002mil,3810mil) on Top Layer And Track (3408.002mil,3835mil)(3442.002mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C5-1(3470.002mil,3810mil) on Top Layer And Track (3495mil,3777mil)(3495mil,3844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Pad C5-2(3380.002mil,3810mil) on Top Layer And Text "C5" (3361.677mil,3735.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C5-2(3380.002mil,3810mil) on Top Layer And Track (3355mil,3777mil)(3355mil,3844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-2(3380.002mil,3810mil) on Top Layer And Track (3355mil,3777mil)(3495mil,3777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-2(3380.002mil,3810mil) on Top Layer And Track (3355mil,3844mil)(3495mil,3844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-2(3380.002mil,3810mil) on Top Layer And Track (3408.002mil,3785mil)(3442.002mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-2(3380.002mil,3810mil) on Top Layer And Track (3408.002mil,3835mil)(3442.002mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C7-1(3930mil,3090mil) on Top Layer And Track (3905.002mil,3056mil)(3905.002mil,3123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(3930mil,3090mil) on Top Layer And Track (3905.002mil,3056mil)(4045.002mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(3930mil,3090mil) on Top Layer And Track (3905.002mil,3123mil)(4045.002mil,3123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-1(3930mil,3090mil) on Top Layer And Track (3958mil,3065mil)(3992mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-1(3930mil,3090mil) on Top Layer And Track (3958mil,3115mil)(3992mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-2(4020mil,3090mil) on Top Layer And Track (3905.002mil,3056mil)(4045.002mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(4020mil,3090mil) on Top Layer And Track (3905.002mil,3123mil)(4045.002mil,3123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-2(4020mil,3090mil) on Top Layer And Track (3958mil,3065mil)(3992mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C7-2(4020mil,3090mil) on Top Layer And Track (3958mil,3115mil)(3992mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C7-2(4020mil,3090mil) on Top Layer And Track (4045.002mil,3056mil)(4045.002mil,3123mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(4240.002mil,3095mil) on Top Layer And Track (4125mil,3062mil)(4265mil,3062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-1(4240.002mil,3095mil) on Top Layer And Track (4125mil,3129mil)(4265mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C8-1(4240.002mil,3095mil) on Top Layer And Track (4178.002mil,3070mil)(4212.002mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C8-1(4240.002mil,3095mil) on Top Layer And Track (4178.002mil,3120mil)(4212.002mil,3120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C8-1(4240.002mil,3095mil) on Top Layer And Track (4265mil,3062mil)(4265mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C8-2(4150.002mil,3095mil) on Top Layer And Track (4125mil,3062mil)(4125mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(4150.002mil,3095mil) on Top Layer And Track (4125mil,3062mil)(4265mil,3062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-2(4150.002mil,3095mil) on Top Layer And Track (4125mil,3129mil)(4265mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C8-2(4150.002mil,3095mil) on Top Layer And Track (4178.002mil,3070mil)(4212.002mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C8-2(4150.002mil,3095mil) on Top Layer And Track (4178.002mil,3120mil)(4212.002mil,3120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3179.998mil,2590mil) on Top Layer And Text "SW2" (3196.684mil,2520.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C9-1(3179.998mil,2590mil) on Top Layer And Track (3155mil,2556mil)(3155mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-1(3179.998mil,2590mil) on Top Layer And Track (3155mil,2556mil)(3295mil,2556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-1(3179.998mil,2590mil) on Top Layer And Track (3155mil,2623mil)(3295mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-1(3179.998mil,2590mil) on Top Layer And Track (3207.998mil,2565mil)(3241.998mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-1(3179.998mil,2590mil) on Top Layer And Track (3207.998mil,2615mil)(3241.998mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3269.998mil,2590mil) on Top Layer And Text "SW2" (3196.684mil,2520.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-2(3269.998mil,2590mil) on Top Layer And Track (3155mil,2556mil)(3295mil,2556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-2(3269.998mil,2590mil) on Top Layer And Track (3155mil,2623mil)(3295mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-2(3269.998mil,2590mil) on Top Layer And Track (3207.998mil,2565mil)(3241.998mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad C9-2(3269.998mil,2590mil) on Top Layer And Track (3207.998mil,2615mil)(3241.998mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C9-2(3269.998mil,2590mil) on Top Layer And Track (3295mil,2556mil)(3295mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(2650mil,3580mil) on Top Layer And Track (2622.244mil,3525mil)(2705mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad DIO1-1(2650mil,3580mil) on Top Layer And Track (2705mil,3525mil)(2705mil,3635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-1(3210.945mil,4432.402mil) on Top Layer And Track (3235.551mil,4455.039mil)(3304.449mil,4455.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(3210.945mil,4395mil) on Top Layer And Text "C14" (3176mil,4344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(3210.945mil,4357.599mil) on Top Layer And Text "C14" (3176mil,4344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-3(3210.945mil,4357.599mil) on Top Layer And Track (3235.551mil,4334.961mil)(3304.449mil,4334.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-4(3329.055mil,4357.599mil) on Top Layer And Track (3235.551mil,4334.961mil)(3304.449mil,4334.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-5(3329.055mil,4432.402mil) on Top Layer And Track (3235.551mil,4455.039mil)(3304.449mil,4455.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC2-1(4955mil,3690mil) on Multi-Layer And Track (4605mil,3740mil)(5005mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad IC2-4(4655mil,3690mil) on Multi-Layer And Track (4605mil,3740mil)(5005mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad IC2-8(4955mil,3390mil) on Multi-Layer And Track (4605mil,3340mil)(5005mil,3340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J2-5(2255mil,3215mil) on Top Layer And Track (2156.843mil,3215.512mil)(2207mil,3215.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J2-5(2255mil,3215mil) on Top Layer And Track (2302.039mil,3215.512mil)(2371.843mil,3215.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad J2-5(2255mil,3526.024mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J2-5(2255mil,3526.024mil) on Top Layer And Track (2156.843mil,3525.512mil)(2207mil,3525.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J2-5(2255mil,3526.024mil) on Top Layer And Track (2235.157mil,3453.13mil)(2254.843mil,3480.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J2-5(2255mil,3526.024mil) on Top Layer And Track (2254.843mil,3480.689mil)(2274.528mil,3453.13mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J2-5(2255mil,3526.024mil) on Top Layer And Track (2302.039mil,3525.512mil)(2372.843mil,3525.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3655mil,2755mil) on Top Layer And Track (3565mil,2720mil)(3655mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3655mil,2755mil) on Top Layer And Track (3565mil,2790mil)(3655mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3655mil,2755mil) on Top Layer And Track (3655mil,2720mil)(3655mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3655mil,2755mil) on Top Layer And Track (3655mil,2785mil)(3655mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3565mil,2755mil) on Top Layer And Track (3565mil,2720mil)(3565mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3565mil,2755mil) on Top Layer And Track (3565mil,2720mil)(3655mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3565mil,2755mil) on Top Layer And Track (3565mil,2785mil)(3565mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3565mil,2755mil) on Top Layer And Track (3565mil,2790mil)(3655mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(3270mil,2750mil) on Top Layer And Track (3180mil,2715mil)(3270mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(3270mil,2750mil) on Top Layer And Track (3180mil,2785mil)(3270mil,2785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(3270mil,2750mil) on Top Layer And Track (3270mil,2715mil)(3270mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(3270mil,2750mil) on Top Layer And Track (3270mil,2780mil)(3270mil,2785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(2180mil,3800mil) on Top Layer And Track (2180mil,3765mil)(2180mil,3770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(2180mil,3800mil) on Top Layer And Track (2180mil,3765mil)(2270mil,3765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(2180mil,3800mil) on Top Layer And Track (2180mil,3830mil)(2180mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(2180mil,3800mil) on Top Layer And Track (2180mil,3835mil)(2270mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(2270mil,3800mil) on Top Layer And Track (2180mil,3765mil)(2270mil,3765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(2270mil,3800mil) on Top Layer And Track (2180mil,3835mil)(2270mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(2270mil,3800mil) on Top Layer And Track (2270mil,3765mil)(2270mil,3770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(2270mil,3800mil) on Top Layer And Track (2270mil,3830mil)(2270mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(2460mil,3925mil) on Top Layer And Track (2344.998mil,3892mil)(2484.998mil,3892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(2460mil,3925mil) on Top Layer And Track (2344.998mil,3959mil)(2484.998mil,3959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2460mil,3925mil) on Top Layer And Track (2398mil,3900mil)(2432mil,3900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R10-1(2460mil,3925mil) on Top Layer And Track (2398mil,3950mil)(2432mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(2460mil,3925mil) on Top Layer And Track (2484.998mil,3892mil)(2484.998mil,3959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2370mil,3925mil) on Top Layer And Text "R9" (2357mil,3866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(2370mil,3925mil) on Top Layer And Track (2344.998mil,3892mil)(2344.998mil,3959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(2370mil,3925mil) on Top Layer And Track (2344.998mil,3892mil)(2484.998mil,3892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(2370mil,3925mil) on Top Layer And Track (2344.998mil,3959mil)(2484.998mil,3959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(2370mil,3925mil) on Top Layer And Track (2398mil,3900mil)(2432mil,3900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(2370mil,3925mil) on Top Layer And Track (2398mil,3950mil)(2432mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Text "SW1" (3173.348mil,3765.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Track (3170mil,3776mil)(3170mil,3843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Track (3170mil,3776mil)(3310mil,3776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Track (3170mil,3843mil)(3310mil,3843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Track (3222.998mil,3785mil)(3256.998mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3194.998mil,3810mil) on Top Layer And Track (3222.998mil,3835mil)(3256.998mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3084.998mil,4240mil) on Top Layer And Text "R12" (2989mil,4182.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(3084.998mil,4240mil) on Top Layer And Track (2969.997mil,4207mil)(3109.997mil,4207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(3084.998mil,4240mil) on Top Layer And Track (2969.997mil,4274mil)(3109.997mil,4274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(3084.998mil,4240mil) on Top Layer And Track (3022.998mil,4215mil)(3056.998mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R11-1(3084.998mil,4240mil) on Top Layer And Track (3022.998mil,4265mil)(3056.998mil,4265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(3084.998mil,4240mil) on Top Layer And Track (3109.997mil,4207mil)(3109.997mil,4274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Text "LED6" (2853mil,4184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Text "R12" (2989mil,4182.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Track (2969.997mil,4207mil)(2969.997mil,4274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Track (2969.997mil,4207mil)(3109.997mil,4207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Track (2969.997mil,4274mil)(3109.997mil,4274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Track (3022.998mil,4215mil)(3056.998mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2994.998mil,4240mil) on Top Layer And Track (3022.998mil,4265mil)(3056.998mil,4265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.326mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Text "SW1" (3173.348mil,3765.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.326mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Track (3170mil,3776mil)(3310mil,3776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Track (3170mil,3843mil)(3310mil,3843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Track (3222.998mil,3785mil)(3256.998mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Track (3222.998mil,3835mil)(3256.998mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(3284.998mil,3810mil) on Top Layer And Track (3310mil,3776mil)(3310mil,3843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3015mil,4125.002mil) on Top Layer And Track (2981mil,4010mil)(2981mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(3015mil,4125.002mil) on Top Layer And Track (2981mil,4150mil)(3048mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3015mil,4125.002mil) on Top Layer And Track (2990mil,4063.002mil)(2990mil,4097.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R12-1(3015mil,4125.002mil) on Top Layer And Track (3040mil,4063.002mil)(3040mil,4097.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3015mil,4125.002mil) on Top Layer And Track (3048mil,4010mil)(3048mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(3015mil,4035.002mil) on Top Layer And Track (2981mil,4010mil)(2981mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(3015mil,4035.002mil) on Top Layer And Track (2981mil,4010mil)(3048mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(3015mil,4035.002mil) on Top Layer And Track (2990mil,4063.002mil)(2990mil,4097.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(3015mil,4035.002mil) on Top Layer And Track (3040mil,4063.002mil)(3040mil,4097.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3015mil,4035.002mil) on Top Layer And Track (3048mil,4010mil)(3048mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(2260mil,4219.998mil) on Top Layer And Track (2226mil,4104.997mil)(2226mil,4244.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(2260mil,4219.998mil) on Top Layer And Track (2226mil,4244.997mil)(2293mil,4244.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(2260mil,4219.998mil) on Top Layer And Track (2235mil,4157.998mil)(2235mil,4191.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R14-1(2260mil,4219.998mil) on Top Layer And Track (2285mil,4157.998mil)(2285mil,4191.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(2260mil,4219.998mil) on Top Layer And Track (2293mil,4104.997mil)(2293mil,4244.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Text "C19" (4437.018mil,3621.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Text "R15" (4445.018mil,3720.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Track (4410.003mil,3646mil)(4410.003mil,3713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Track (4410.003mil,3646mil)(4550.003mil,3646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Track (4410.003mil,3713mil)(4550.003mil,3713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Track (4463.002mil,3655mil)(4497.002mil,3655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(4435.002mil,3680mil) on Top Layer And Track (4463.002mil,3705mil)(4497.002mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Text "C19" (4437.018mil,3621.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Text "R15" (4445.018mil,3720.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Track (4410.003mil,3646mil)(4550.003mil,3646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Track (4410.003mil,3713mil)(4550.003mil,3713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Track (4463.002mil,3655mil)(4497.002mil,3655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Track (4463.002mil,3705mil)(4497.002mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(4525.002mil,3680mil) on Top Layer And Track (4550.003mil,3646mil)(4550.003mil,3713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(4442mil,3475mil) on Top Layer And Text "C4" (4436.676mil,3410.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R16-1(4442mil,3475mil) on Top Layer And Track (4417.002mil,3441mil)(4417.002mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(4442mil,3475mil) on Top Layer And Track (4417.002mil,3441mil)(4557.002mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(4442mil,3475mil) on Top Layer And Track (4417.002mil,3508mil)(4557.002mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(4442mil,3475mil) on Top Layer And Track (4470mil,3450mil)(4504mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(4442mil,3475mil) on Top Layer And Track (4470mil,3500mil)(4504mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(4532mil,3475mil) on Top Layer And Track (4417.002mil,3441mil)(4557.002mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(4532mil,3475mil) on Top Layer And Track (4417.002mil,3508mil)(4557.002mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(4532mil,3475mil) on Top Layer And Track (4470mil,3450mil)(4504mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R16-2(4532mil,3475mil) on Top Layer And Track (4470mil,3500mil)(4504mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(4532mil,3475mil) on Top Layer And Track (4557.002mil,3441mil)(4557.002mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2645mil,4414.998mil) on Top Layer And Track (2611mil,4299.997mil)(2611mil,4439.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(2645mil,4414.998mil) on Top Layer And Track (2611mil,4439.997mil)(2678mil,4439.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(2645mil,4414.998mil) on Top Layer And Track (2620mil,4352.998mil)(2620mil,4386.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R17-1(2645mil,4414.998mil) on Top Layer And Track (2670mil,4352.998mil)(2670mil,4386.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(2645mil,4414.998mil) on Top Layer And Track (2678mil,4299.997mil)(2678mil,4439.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2645mil,4324.998mil) on Top Layer And Track (2611mil,4299.997mil)(2611mil,4439.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(2645mil,4324.998mil) on Top Layer And Track (2611mil,4299.997mil)(2678mil,4299.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2645mil,4324.998mil) on Top Layer And Track (2620mil,4352.998mil)(2620mil,4386.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2645mil,4324.998mil) on Top Layer And Track (2670mil,4352.998mil)(2670mil,4386.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2645mil,4324.998mil) on Top Layer And Track (2678mil,4299.997mil)(2678mil,4439.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(4755.002mil,3010mil) on Top Layer And Track (4730.003mil,2976mil)(4730.003mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(4755.002mil,3010mil) on Top Layer And Track (4730.003mil,2976mil)(4870.003mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(4755.002mil,3010mil) on Top Layer And Track (4730.003mil,3043mil)(4870.003mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(4755.002mil,3010mil) on Top Layer And Track (4783.002mil,2985mil)(4817.002mil,2985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(4755.002mil,3010mil) on Top Layer And Track (4783.002mil,3035mil)(4817.002mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(4845.002mil,3010mil) on Top Layer And Track (4730.003mil,2976mil)(4870.003mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(4845.002mil,3010mil) on Top Layer And Track (4730.003mil,3043mil)(4870.003mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(4845.002mil,3010mil) on Top Layer And Track (4783.002mil,2985mil)(4817.002mil,2985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R18-2(4845.002mil,3010mil) on Top Layer And Track (4783.002mil,3035mil)(4817.002mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(4845.002mil,3010mil) on Top Layer And Track (4870.003mil,2976mil)(4870.003mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(4755.002mil,3110mil) on Top Layer And Text "R18" (4755.018mil,3055.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(4755.002mil,3110mil) on Top Layer And Track (4730.003mil,3076mil)(4730.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(4755.002mil,3110mil) on Top Layer And Track (4730.003mil,3076mil)(4870.003mil,3076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(4755.002mil,3110mil) on Top Layer And Track (4730.003mil,3143mil)(4870.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(4755.002mil,3110mil) on Top Layer And Track (4783.002mil,3085mil)(4817.002mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(4755.002mil,3110mil) on Top Layer And Track (4783.002mil,3135mil)(4817.002mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(4845.002mil,3110mil) on Top Layer And Text "R18" (4755.018mil,3055.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(4845.002mil,3110mil) on Top Layer And Track (4730.003mil,3076mil)(4870.003mil,3076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(4845.002mil,3110mil) on Top Layer And Track (4730.003mil,3143mil)(4870.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(4845.002mil,3110mil) on Top Layer And Track (4783.002mil,3085mil)(4817.002mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R19-2(4845.002mil,3110mil) on Top Layer And Track (4783.002mil,3135mil)(4817.002mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(4845.002mil,3110mil) on Top Layer And Track (4870.003mil,3076mil)(4870.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(4530.002mil,3110mil) on Top Layer And Text "R21" (4518mil,3075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(4530.002mil,3110mil) on Top Layer And Track (4505.003mil,3076mil)(4505.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(4530.002mil,3110mil) on Top Layer And Track (4505.003mil,3076mil)(4645.003mil,3076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(4530.002mil,3110mil) on Top Layer And Track (4505.003mil,3143mil)(4645.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(4530.002mil,3110mil) on Top Layer And Track (4558.002mil,3085mil)(4592.002mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(4530.002mil,3110mil) on Top Layer And Track (4558.002mil,3135mil)(4592.002mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R20-2(4620.002mil,3110mil) on Top Layer And Text "R21" (4518mil,3075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(4620.002mil,3110mil) on Top Layer And Track (4505.003mil,3076mil)(4645.003mil,3076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(4620.002mil,3110mil) on Top Layer And Track (4505.003mil,3143mil)(4645.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(4620.002mil,3110mil) on Top Layer And Track (4558.002mil,3085mil)(4592.002mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R20-2(4620.002mil,3110mil) on Top Layer And Track (4558.002mil,3135mil)(4592.002mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(4620.002mil,3110mil) on Top Layer And Track (4645.003mil,3076mil)(4645.003mil,3143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(3464.998mil,3915mil) on Top Layer And Track (3349.997mil,3882mil)(3489.997mil,3882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(3464.998mil,3915mil) on Top Layer And Track (3349.997mil,3949mil)(3489.997mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3464.998mil,3915mil) on Top Layer And Track (3402.998mil,3890mil)(3436.998mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R2-1(3464.998mil,3915mil) on Top Layer And Track (3402.998mil,3940mil)(3436.998mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(3464.998mil,3915mil) on Top Layer And Track (3489.997mil,3882mil)(3489.997mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(4535mil,3010mil) on Top Layer And Track (4510.002mil,2976mil)(4510.002mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(4535mil,3010mil) on Top Layer And Track (4510.002mil,2976mil)(4650.002mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(4535mil,3010mil) on Top Layer And Track (4510.002mil,3043mil)(4650.002mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4535mil,3010mil) on Top Layer And Track (4563mil,2985mil)(4597mil,2985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4535mil,3010mil) on Top Layer And Track (4563mil,3035mil)(4597mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(4625mil,3010mil) on Top Layer And Track (4510.002mil,2976mil)(4650.002mil,2976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(4625mil,3010mil) on Top Layer And Track (4510.002mil,3043mil)(4650.002mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4625mil,3010mil) on Top Layer And Track (4563mil,2985mil)(4597mil,2985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R21-2(4625mil,3010mil) on Top Layer And Track (4563mil,3035mil)(4597mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(4625mil,3010mil) on Top Layer And Track (4650.002mil,2976mil)(4650.002mil,3043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(3374.998mil,3915mil) on Top Layer And Track (3349.997mil,3882mil)(3349.997mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(3374.998mil,3915mil) on Top Layer And Track (3349.997mil,3882mil)(3489.997mil,3882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(3374.998mil,3915mil) on Top Layer And Track (3349.997mil,3949mil)(3489.997mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3374.998mil,3915mil) on Top Layer And Track (3402.998mil,3890mil)(3436.998mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3374.998mil,3915mil) on Top Layer And Track (3402.998mil,3940mil)(3436.998mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(3367.815mil,2752.5mil) on Top Layer And Track (3342.813mil,2719.5mil)(3342.813mil,2786.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(3367.815mil,2752.5mil) on Top Layer And Track (3342.813mil,2719.5mil)(3482.813mil,2719.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(3367.815mil,2752.5mil) on Top Layer And Track (3342.813mil,2786.5mil)(3482.813mil,2786.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3367.815mil,2752.5mil) on Top Layer And Track (3395.815mil,2727.5mil)(3429.815mil,2727.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3367.815mil,2752.5mil) on Top Layer And Track (3395.815mil,2777.5mil)(3429.815mil,2777.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(3460mil,2590mil) on Top Layer And Track (3344.998mil,2557mil)(3484.998mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(3460mil,2590mil) on Top Layer And Track (3344.998mil,2624mil)(3484.998mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3460mil,2590mil) on Top Layer And Track (3398mil,2565mil)(3432mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R6-1(3460mil,2590mil) on Top Layer And Track (3398mil,2615mil)(3432mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(3460mil,2590mil) on Top Layer And Track (3484.998mil,2557mil)(3484.998mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(3370mil,2590mil) on Top Layer And Track (3344.998mil,2557mil)(3344.998mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(3370mil,2590mil) on Top Layer And Track (3344.998mil,2557mil)(3484.998mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(3370mil,2590mil) on Top Layer And Track (3344.998mil,2624mil)(3484.998mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3370mil,2590mil) on Top Layer And Track (3398mil,2565mil)(3432mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3370mil,2590mil) on Top Layer And Track (3398mil,2615mil)(3432mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(3840.002mil,2590mil) on Top Layer And Track (3725mil,2557mil)(3865mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(3840.002mil,2590mil) on Top Layer And Track (3725mil,2624mil)(3865mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3840.002mil,2590mil) on Top Layer And Track (3778.002mil,2565mil)(3812.002mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R7-1(3840.002mil,2590mil) on Top Layer And Track (3778.002mil,2615mil)(3812.002mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(3840.002mil,2590mil) on Top Layer And Track (3865mil,2557mil)(3865mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.435mil < 10mil) Between Pad R7-2(3750.002mil,2590mil) on Top Layer And Text "SW3" (3616.684mil,2520.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(3750.002mil,2590mil) on Top Layer And Track (3725mil,2557mil)(3725mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(3750.002mil,2590mil) on Top Layer And Track (3725mil,2557mil)(3865mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(3750.002mil,2590mil) on Top Layer And Track (3725mil,2624mil)(3865mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3750.002mil,2590mil) on Top Layer And Track (3778.002mil,2565mil)(3812.002mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3750.002mil,2590mil) on Top Layer And Track (3778.002mil,2615mil)(3812.002mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(4240.002mil,2595mil) on Top Layer And Track (4125mil,2562mil)(4265mil,2562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(4240.002mil,2595mil) on Top Layer And Track (4125mil,2629mil)(4265mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(4240.002mil,2595mil) on Top Layer And Track (4178.002mil,2570mil)(4212.002mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R8-1(4240.002mil,2595mil) on Top Layer And Track (4178.002mil,2620mil)(4212.002mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(4240.002mil,2595mil) on Top Layer And Track (4265mil,2562mil)(4265mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(4150.002mil,2595mil) on Top Layer And Track (4125mil,2562mil)(4125mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(4150.002mil,2595mil) on Top Layer And Track (4125mil,2562mil)(4265mil,2562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(4150.002mil,2595mil) on Top Layer And Track (4125mil,2629mil)(4265mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(4150.002mil,2595mil) on Top Layer And Track (4178.002mil,2570mil)(4212.002mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(4150.002mil,2595mil) on Top Layer And Track (4178.002mil,2620mil)(4212.002mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(2464.998mil,3800mil) on Top Layer And Track (2349.997mil,3767mil)(2489.997mil,3767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(2464.998mil,3800mil) on Top Layer And Track (2349.997mil,3834mil)(2489.997mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(2464.998mil,3800mil) on Top Layer And Track (2402.998mil,3775mil)(2436.998mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R9-1(2464.998mil,3800mil) on Top Layer And Track (2402.998mil,3825mil)(2436.998mil,3825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(2464.998mil,3800mil) on Top Layer And Track (2489.997mil,3767mil)(2489.997mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(2374.998mil,3800mil) on Top Layer And Track (2349.997mil,3767mil)(2349.997mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(2374.998mil,3800mil) on Top Layer And Track (2349.997mil,3767mil)(2489.997mil,3767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(2374.998mil,3800mil) on Top Layer And Track (2349.997mil,3834mil)(2489.997mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(2374.998mil,3800mil) on Top Layer And Track (2402.998mil,3775mil)(2436.998mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(2374.998mil,3800mil) on Top Layer And Track (2402.998mil,3825mil)(2436.998mil,3825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(3220mil,2375mil) on Multi-Layer And Track (3195mil,2250mil)(3195mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad SW2-2(3420mil,2375mil) on Multi-Layer And Track (3445mil,2250mil)(3445mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW3-1(3595mil,2375mil) on Multi-Layer And Track (3570mil,2250mil)(3570mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad SW3-2(3795mil,2375mil) on Multi-Layer And Track (3820mil,2250mil)(3820mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-1(3975mil,2375mil) on Multi-Layer And Track (3950mil,2250mil)(3950mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad SW4-2(4175mil,2375mil) on Multi-Layer And Track (4200mil,2250mil)(4200mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad SW5-1(3060mil,4400mil) on Multi-Layer And Track (2810mil,4350mil)(3110mil,4350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad SW5-1(3060mil,4400mil) on Multi-Layer And Track (2810mil,4450mil)(3110mil,4450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.044mil < 10mil) Between Pad SW5-1(3060mil,4400mil) on Multi-Layer And Track (3015mil,4351mil)(3015mil,4450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad SW5-2(2959mil,4400mil) on Multi-Layer And Track (2810mil,4350mil)(3110mil,4350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad SW5-2(2959mil,4400mil) on Multi-Layer And Track (2810mil,4450mil)(3110mil,4450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad SW5-3(2861mil,4400mil) on Multi-Layer And Track (2810mil,4350mil)(3110mil,4350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad SW5-3(2861mil,4400mil) on Multi-Layer And Track (2810mil,4450mil)(3110mil,4450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-5(2661.732mil,3915mil) on Top Layer And Track (2687.323mil,3753.386mil)(2687.323mil,3926.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-5(2661.732mil,3915mil) on Top Layer And Track (2687.323mil,3926.614mil)(2852.677mil,3926.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-6(2661.732mil,3865mil) on Top Layer And Track (2687.323mil,3753.386mil)(2687.323mil,3926.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-7(2661.732mil,3815mil) on Top Layer And Track (2687.323mil,3753.386mil)(2687.323mil,3926.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-8(2661.732mil,3765mil) on Top Layer And Track (2687.323mil,3753.386mil)(2687.323mil,3926.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-8(2661.732mil,3765mil) on Top Layer And Track (2687.323mil,3753.386mil)(2852.677mil,3753.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-5(2658.386mil,4128.819mil) on Top Layer And Text "C13" (2528mil,4086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.701mil < 10mil) Between Pad U5-1(4650mil,3865mil) on Multi-Layer And Text "IC2" (4612mil,3774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.533mil < 10mil) Between Pad U5-1(4650mil,3865mil) on Multi-Layer And Track (4634.663mil,3824.764mil)(4652.002mil,3800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad U5-3(4850mil,3865mil) on Multi-Layer And Track (4855mil,3800mil)(4868mil,3826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-1(2745.472mil,3085mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-10(2525mil,3385mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-11(2525mil,3335mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-12(2525mil,3285mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-13(2525mil,3235mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-14(2525mil,3185mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-15(2525mil,3135mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-16(2525mil,3085mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-2(2745.472mil,3135mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-3(2745.472mil,3185mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-4(2745.472mil,3235mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-5(2745.472mil,3285mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-6(2745.472mil,3335mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-7(2745.472mil,3385mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-8(2745.472mil,3435mil) on Top Layer And Track (2711.862mil,3068mil)(2711.862mil,3455.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U7-9(2525mil,3435mil) on Top Layer And Track (2558.61mil,3068mil)(2558.61mil,3452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
Rule Violations :449

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02