

================================================================
== Vitis HLS Report for 'doitgenTriple'
================================================================
* Date:           Sun Jun 23 03:28:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   394530|   394530|  1.973 ms|  1.973 ms|  394531|  394531|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_doitgenTriple_Pipeline_loop_0_loop_1_fu_42  |doitgenTriple_Pipeline_loop_0_loop_1  |   393233|   393233|  1.966 ms|  1.966 ms|  393233|  393233|       no|
        |grp_doitgenTriple_Pipeline_loop_2_fu_52         |doitgenTriple_Pipeline_loop_2         |     1292|     1292|  6.460 us|  6.460 us|    1292|    1292|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|     1550|    1302|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     207|    -|
|Register             |        -|     -|       72|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|     1622|    1509|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_doitgenTriple_Pipeline_loop_0_loop_1_fu_42  |doitgenTriple_Pipeline_loop_0_loop_1  |        0|   0|  787|  691|    0|
    |grp_doitgenTriple_Pipeline_loop_2_fu_52         |doitgenTriple_Pipeline_loop_2         |        0|   0|  415|  314|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U13              |fadd_32ns_32ns_32_5_full_dsp_1        |        0|   2|  205|  219|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14               |fmul_32ns_32ns_32_4_max_dsp_1         |        0|   3|  143|   78|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|   5| 1550| 1302|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  20|          4|    8|         32|
    |A_ce0         |  20|          4|    1|          4|
    |A_we0         |   9|          2|    1|          2|
    |ap_NS_fsm     |  37|          7|    1|          7|
    |grp_fu_80_ce  |  14|          3|    1|          3|
    |grp_fu_80_p0  |  14|          3|   32|         96|
    |grp_fu_80_p1  |  14|          3|   32|         96|
    |grp_fu_84_ce  |  14|          3|    1|          3|
    |grp_fu_84_p0  |  14|          3|   32|         96|
    |grp_fu_84_p1  |  14|          3|   32|         96|
    |sum_address0  |  14|          3|    8|         24|
    |sum_ce0       |  14|          3|    1|          3|
    |sum_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 207|         43|  151|        464|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_70                                                |  32|   0|   32|          0|
    |ap_CS_fsm                                                    |   6|   0|    6|          0|
    |empty_reg_75                                                 |  32|   0|   32|          0|
    |grp_doitgenTriple_Pipeline_loop_0_loop_1_fu_42_ap_start_reg  |   1|   0|    1|          0|
    |grp_doitgenTriple_Pipeline_loop_2_fu_52_ap_start_reg         |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  72|   0|   72|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  doitgenTriple|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  doitgenTriple|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  doitgenTriple|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  doitgenTriple|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  doitgenTriple|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  doitgenTriple|  return value|
|A_address0    |  out|    8|   ap_memory|              A|         array|
|A_ce0         |  out|    1|   ap_memory|              A|         array|
|A_we0         |  out|    1|   ap_memory|              A|         array|
|A_d0          |  out|   32|   ap_memory|              A|         array|
|A_q0          |   in|   32|   ap_memory|              A|         array|
|w_address0    |  out|   16|   ap_memory|              w|         array|
|w_ce0         |  out|    1|   ap_memory|              w|         array|
|w_q0          |   in|   32|   ap_memory|              w|         array|
|sum_address0  |  out|    8|   ap_memory|            sum|         array|
|sum_ce0       |  out|    1|   ap_memory|            sum|         array|
|sum_we0       |  out|    1|   ap_memory|            sum|         array|
|sum_d0        |  out|   32|   ap_memory|            sum|         array|
|sum_q0        |   in|   32|   ap_memory|            sum|         array|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @doitgenTriple_Pipeline_loop_0_loop_1, i32 %A, i32 %w, i32 %sum"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @doitgenTriple_Pipeline_loop_0_loop_1, i32 %A, i32 %w, i32 %sum"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 0"   --->   Operation 9 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (1.29ns)   --->   "%A_load = load i8 %A_addr"   --->   Operation 10 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 11 [1/2] (1.29ns)   --->   "%A_load = load i8 %A_addr"   --->   Operation 11 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %A_load"   --->   Operation 12 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.46ns)   --->   "%call_ln0 = call void @doitgenTriple_Pipeline_loop_2, i32 %empty, i32 %sum, i32 %A"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:14]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @doitgenTriple_Pipeline_loop_2, i32 %empty, i32 %sum, i32 %A"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:45]   --->   Operation 22 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0           (call         ) [ 0000000]
A_addr             (getelementptr) [ 0000100]
A_load             (load         ) [ 0000010]
empty              (bitcast      ) [ 0000001]
spectopmodule_ln14 (spectopmodule) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
call_ln0           (call         ) [ 0000000]
ret_ln45           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doitgenTriple_Pipeline_loop_0_loop_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doitgenTriple_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="A_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="1" slack="0"/>
<pin id="32" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="39" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_doitgenTriple_Pipeline_loop_0_loop_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="0" index="3" bw="32" slack="0"/>
<pin id="47" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_doitgenTriple_Pipeline_loop_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="32" slack="0"/>
<pin id="57" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="empty_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="65" class="1005" name="A_addr_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="1"/>
<pin id="67" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="70" class="1005" name="A_load_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="75" class="1005" name="empty_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="c/8 s_1/17 d/7 f/16 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="b/4 d/13 c/3 e/12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="28" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="64"><net_src comp="61" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="28" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="73"><net_src comp="36" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="78"><net_src comp="61" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 6 }
	Port: sum | {1 2 }
 - Input state : 
	Port: doitgenTriple : A | {1 2 3 4 }
	Port: doitgenTriple : w | {1 2 }
	Port: doitgenTriple : sum | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
		A_load : 1
	State 4
	State 5
		call_ln0 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_doitgenTriple_Pipeline_loop_0_loop_1_fu_42 |    5    | 2.84429 |   793   |   668   |
|          |     grp_doitgenTriple_Pipeline_loop_2_fu_52    |    5    | 2.38429 |   597   |   382   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_80                   |    2    |    0    |   205   |   219   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                    grp_fu_84                   |    3    |    0    |   143   |    78   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    15   | 5.22857 |   1738  |   1347  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|A_addr_reg_65|    8   |
|A_load_reg_70|   32   |
| empty_reg_75|   32   |
+-------------+--------+
|    Total    |   72   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_36            |  p0  |   2  |   8  |   16   ||    9    |
| grp_doitgenTriple_Pipeline_loop_2_fu_52 |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   80   ||   0.92  ||    18   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    5   |  1738  |  1347  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   72   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    6   |  1810  |  1365  |
+-----------+--------+--------+--------+--------+
