INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_func
INFO: [VRFC 10-311] analyzing module compare_zero
INFO: [VRFC 10-311] analyzing module sum_func
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/imports/procesor/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/imports/procesor/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/new/processor_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR/procesor/procesor.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
