PACKET0,FUNC_0
SOC15_REG_OFFSET,FUNC_1
UVD,VAR_0
VCN_DEC_CMD_WRITE_REG,VAR_1
amdgpu_ring_write,FUNC_2
mmUVD_GPCOM_VCPU_CMD,VAR_2
mmUVD_GPCOM_VCPU_DATA0,VAR_3
mmUVD_GPCOM_VCPU_DATA1,VAR_4
vcn_v1_0_dec_ring_emit_wreg,FUNC_3
ring,VAR_5
reg,VAR_6
val,VAR_7
adev,VAR_8
