Analysis & Elaboration report for small8
Tue Apr 22 09:42:16 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_1724:auto_generated
  6. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU
  7. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A
  8. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D
  9. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T
 10. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER
 11. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER
 12. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER
 13. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER
 14. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:RAM_TRISTATE
 16. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:U_INPUT_0
 17. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:U_INPUT_1
 18. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0
 19. Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1
 20. altsyncram Parameter Settings by Entity Instance
 21. Analysis & Elaboration Settings
 22. Port Connectivity Checks: "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER"
 23. Port Connectivity Checks: "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER"
 24. Port Connectivity Checks: "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER"
 25. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Apr 22 09:42:16 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; small8                                     ;
; Top-level Entity Name              ; top_level                                  ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_level|CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2 ; C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_1724:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                 ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; address_width  ; 16               ; Signed Integer                                                                                                       ;
; start_address  ; 0000000000000000 ; Unsigned Binary                                                                                                      ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:X_REGISTER ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                            ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; address_width  ; 16               ; Signed Integer                                                                                                  ;
; start_address  ; 0000000000000000 ; Unsigned Binary                                                                                                 ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                              ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+
; address_width  ; 16               ; Signed Integer                                                                                                    ;
; start_address  ; 0000000000000000 ; Unsigned Binary                                                                                                   ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+
; address_width  ; 16               ; Signed Integer                                                                                                      ;
; start_address  ; 0111111111111111 ; Unsigned Binary                                                                                                     ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                        ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                                      ; Untyped                                     ;
; WIDTH_A                            ; 8                                                                ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                                                               ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                                                            ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                     ;
; WIDTH_B                            ; 1                                                                ; Signed Integer                              ;
; WIDTHAD_B                          ; 1                                                                ; Signed Integer                              ;
; NUMWORDS_B                         ; 0                                                                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                           ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                                ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                     ;
; INIT_FILE                          ; C:\Users\Brandon\Dropbox\school\DigDes\labs\small8\finalmult.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                           ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                           ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone III                                                      ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_1724                                                  ; Untyped                                     ;
+------------------------------------+------------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:RAM_TRISTATE ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:U_INPUT_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:U_INPUT_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                      ;
; Entity Instance                           ; CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; small8             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:MAR_REGISTER" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reg_inc ; Input ; Info     ; Stuck at GND                                                                                            ;
; reg_dec ; Input ; Info     ; Stuck at GND                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reg_dec ; Input ; Info     ; Stuck at GND                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; por  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 22 09:42:15 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8 --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/brandon/dropbox/school/digdes/labs/lab6/clk_div_2.vhd
    Info (12022): Found design unit 1: clk_div_2-bhv
    Info (12023): Found entity 1: Clk_div_2
Info (12021): Found 2 design units, including 1 entities, in source file /users/brandon/dropbox/school/digdes/labs/lab2/7segmentdisplay/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV
    Info (12023): Found entity 1: decoder7seg
Info (12021): Found 2 design units, including 1 entities, in source file internalarch/alu.vhd
    Info (12022): Found design unit 1: alu-bhv
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file memorymapped/output_port.vhd
    Info (12022): Found design unit 1: output_port-bhv
    Info (12023): Found entity 1: output_port
Info (12021): Found 2 design units, including 1 entities, in source file memorymapped/input_port.vhd
    Info (12022): Found design unit 1: input_port-bhv
    Info (12023): Found entity 1: input_port
Info (12021): Found 2 design units, including 1 entities, in source file registers/status_register.vhd
    Info (12022): Found design unit 1: status_register-bhv
    Info (12023): Found entity 1: status_register
Info (12021): Found 2 design units, including 1 entities, in source file registers/instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-bhv
    Info (12023): Found entity 1: instruction_register
Info (12021): Found 2 design units, including 1 entities, in source file registers/data_register.vhd
    Info (12022): Found design unit 1: data_register-bhv
    Info (12023): Found entity 1: data_register
Info (12021): Found 2 design units, including 1 entities, in source file registers/address_register.vhd
    Info (12022): Found design unit 1: address_counter-bhv
    Info (12023): Found entity 1: address_counter
Info (12021): Found 2 design units, including 1 entities, in source file registers/accumulator.vhd
    Info (12022): Found design unit 1: accumulator-bhv
    Info (12023): Found entity 1: accumulator
Info (12021): Found 2 design units, including 0 entities, in source file small_8_types_and_constants.vhd
    Info (12022): Found design unit 1: small_8_types_and_constants
    Info (12022): Found design unit 2: small_8_types_and_constants-body
Info (12021): Found 2 design units, including 1 entities, in source file small_8.vhd
    Info (12022): Found design unit 1: small_8-bhv
    Info (12023): Found entity 1: small_8
Info (12021): Found 2 design units, including 1 entities, in source file cpu_controller.vhd
    Info (12022): Found design unit 1: cpu_controller-bhv
    Info (12023): Found entity 1: cpu_controller
Info (12021): Found 2 design units, including 1 entities, in source file internalarch/internal_architecture.vhd
    Info (12022): Found design unit 1: internal_architecture-bhv
    Info (12023): Found entity 1: internal_architecture
Info (12021): Found 2 design units, including 1 entities, in source file memorymapped/memory_io_decode.vhd
    Info (12022): Found design unit 1: memory_io_decode-bhv
    Info (12023): Found entity 1: memory_io_decode
Info (12021): Found 2 design units, including 1 entities, in source file registers/temp_register.vhd
    Info (12022): Found design unit 1: temp_register-bhv
    Info (12023): Found entity 1: temp_register
Info (12021): Found 2 design units, including 1 entities, in source file memorymapped/memory_block.vhd
    Info (12022): Found design unit 1: memory_block-bhv
    Info (12023): Found entity 1: memory_block
Info (12021): Found 2 design units, including 1 entities, in source file cpu_and_memory.vhd
    Info (12022): Found design unit 1: CPU_and_memory-bhv
    Info (12023): Found entity 1: CPU_and_memory
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-bhv
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file test_benches/small8_tb.vhd
    Info (12022): Found design unit 1: small8_tb-tb
    Info (12023): Found entity 1: small8_tb
Info (12021): Found 2 design units, including 1 entities, in source file test_benches/total_tb.vhd
    Info (12022): Found design unit 1: total_tb-tb
    Info (12023): Found entity 1: total_tb
Info (12021): Found 2 design units, including 1 entities, in source file smallram.vhd
    Info (12022): Found design unit 1: smallram-SYN
    Info (12023): Found entity 1: smallram
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "CPU_and_memory" for hierarchy "CPU_and_memory:U_PROCESSOR"
Info (12128): Elaborating entity "small_8" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8"
Info (12128): Elaborating entity "cpu_controller" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|cpu_controller:CONTROLLER"
Info (12128): Elaborating entity "internal_architecture" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL"
Info (12128): Elaborating entity "alu" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"
Warning (10492): VHDL Process Statement warning at alu.vhd(59): signal "s_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(67): signal "s_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal "s_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal "s_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(74): signal "s_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(74): signal "s_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "accumulator" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|accumulator:ACCUMULATOR_A"
Info (12128): Elaborating entity "data_register" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|data_register:DATA_REGISTER_D"
Info (12128): Elaborating entity "instruction_register" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|instruction_register:U_IR"
Info (12128): Elaborating entity "temp_register" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|temp_register:TEMP_REGISTER_T"
Info (12128): Elaborating entity "address_counter" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:PROGRAM_COUNTER"
Info (12128): Elaborating entity "address_counter" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|address_counter:STACK_REGISTER"
Info (12128): Elaborating entity "status_register" for hierarchy "CPU_and_memory:U_PROCESSOR|small_8:U_SMALL_8|internal_architecture:INTERNAL|status_register:STATUS_REG"
Info (12128): Elaborating entity "Clk_div_2" for hierarchy "CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV"
Info (12128): Elaborating entity "memory_block" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK"
Info (12128): Elaborating entity "memory_io_decode" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|memory_io_decode:U_DECODER"
Info (12128): Elaborating entity "smallram" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\Brandon\Dropbox\school\DigDes\labs\small8\finalmult.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1724.tdf
    Info (12023): Found entity 1: altsyncram_1724
Info (12128): Elaborating entity "altsyncram_1724" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_1724:auto_generated"
Warning (113028): 31744 out of 32768 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 1024 to 32767 are not initialized
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12128): Elaborating entity "decode_dra" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_1724:auto_generated|decode_dra:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info (12023): Found entity 1: mux_tlb
Info (12128): Elaborating entity "mux_tlb" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|smallram:U_RAM2|altsyncram:altsyncram_component|altsyncram_1724:auto_generated|mux_tlb:mux2"
Info (12128): Elaborating entity "input_port" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|input_port:RAM_TRISTATE"
Info (12128): Elaborating entity "output_port" for hierarchy "CPU_and_memory:U_PROCESSOR|memory_block:U_MEM_IO_BLOCK|output_port:U_OUTPUT_0"
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED1_1"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Tue Apr 22 09:42:16 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


