xmvlog(64): 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    bit clk;
           |
xmvlog: *E,EXPLPA (../verif/mul_tb.sv,3|11): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
    mul_div_if #() i_f(clk);
                 |
xmvlog: *E,NULPOL (../verif/mul_tb.sv,4|17): Empty parenthesized parameter override list is legal only in SystemVerilog.
    mul_div #() DUT (
              |
xmvlog: *E,NULPOL (../verif/mul_tb.sv,6|14): Empty parenthesized parameter override list is legal only in SystemVerilog.
    i_f.test_full_random();
                         |
xmvlog: *W,TMTPAR (../verif/mul_tb.sv,33|25): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'xmhelp xmvlog TMTPAR'  for further information.
interface mul_div_if (input logic clk);
        |
xmvlog: *E,EXPMPA (../verif/mul_tb.sv,38|8): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
        sel = '0;
               |
xmvlog: *E,BADBSE (../verif/mul_tb.sv,45|15): illegal base specification: (0) [2.5][2.5.1(IEEE)].
        a = '0;
             |
xmvlog: *E,BADBSE (../verif/mul_tb.sv,46|13): illegal base specification: (0) [2.5][2.5.1(IEEE)].
        b = '0;
             |
xmvlog: *E,BADBSE (../verif/mul_tb.sv,47|13): illegal base specification: (0) [2.5][2.5.1(IEEE)].
        en = '1;
              |
xmvlog: *E,BADBSE (../verif/mul_tb.sv,48|14): illegal base specification: (1) [2.5][2.5.1(IEEE)].
