Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar  7 02:00:32 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar  7 01:58:06 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_UART_Controller_0_1'. These changes may impact your design.


-Upgrade has removed port 'r_state_d'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar  6 20:56:05 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 9) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  3 23:14:22 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  3 22:57:40 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  3 22:46:29 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  3 21:33:45 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  3 21:30:46 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  3 21:12:50 2020
| Host         : DESKTOP-4MULVJR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UART_Controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_UART_Controller_0_1 (xilinx.com:user:UART_Controller:1.0) from (Rev. 3) to (Rev. 4)

