CITo2E_M300_CUETP8M1_Lam100kTeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.556900
CITo2E_M800_CUETP8M1_Lam100kTeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013410
CITo2E_M1300_CUETP8M1_Lam100kTeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001523
CITo2E_M300_CUETP8M1_Lam100kTeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.562200
CITo2E_M800_CUETP8M1_Lam100kTeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013470
CITo2E_M1300_CUETP8M1_Lam100kTeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001520
CITo2E_M300_CUETP8M1_Lam100kTeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.557200
CITo2E_M800_CUETP8M1_Lam100kTeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013450
CITo2E_M1300_CUETP8M1_Lam100kTeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001534
CITo2E_M300_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.557600
CITo2E_M2000_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000158
CITo2E_M800_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013430
CITo2E_M1300_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001530
CITo2E_M300_CUETP8M1_Lam100kTeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.557900
CITo2E_M800_CUETP8M1_Lam100kTeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013400
CITo2E_M1300_CUETP8M1_Lam100kTeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001524
CITo2E_M300_CUETP8M1_Lam100kTeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.555500
CITo2E_M800_CUETP8M1_Lam100kTeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013370
CITo2E_M1300_CUETP8M1_Lam100kTeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001522
CITo2E_M300_CUETP8M1_Lam28TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.551900
CITo2E_M800_CUETP8M1_Lam28TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013000
CITo2E_M1300_CUETP8M1_Lam28TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001446
CITo2E_M300_CUETP8M1_Lam28TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.553500
CITo2E_M800_CUETP8M1_Lam28TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013080
CITo2E_M1300_CUETP8M1_Lam28TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001613
CITo2E_M300_CUETP8M1_Lam28TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.555200
CITo2E_M800_CUETP8M1_Lam28TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012860
CITo2E_M1300_CUETP8M1_Lam28TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001448
CITo2E_M300_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.564000
CITo2E_M2000_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000295
CITo2E_M800_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014620
CITo2E_M1300_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001949
CITo2E_M300_CUETP8M1_Lam28TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.567100
CITo2E_M800_CUETP8M1_Lam28TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.015020
CITo2E_M1300_CUETP8M1_Lam28TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002142
CITo2E_M300_CUETP8M1_Lam28TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.565800
CITo2E_M800_CUETP8M1_Lam28TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014630
CITo2E_M1300_CUETP8M1_Lam28TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001952
CITo2E_M300_CUETP8M1_Lam22TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.551800
CITo2E_M800_CUETP8M1_Lam22TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012870
CITo2E_M1300_CUETP8M1_Lam22TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001578
CITo2E_M300_CUETP8M1_Lam22TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.553200
CITo2E_M800_CUETP8M1_Lam22TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013450
CITo2E_M1300_CUETP8M1_Lam22TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002006
CITo2E_M300_CUETP8M1_Lam22TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.553000
CITo2E_M800_CUETP8M1_Lam22TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012880
CITo2E_M1300_CUETP8M1_Lam22TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001584
CITo2E_M300_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.569000
CITo2E_M2000_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001051
CITo2E_M800_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.015600
CITo2E_M1300_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002390
CITo2E_M300_CUETP8M1_Lam22TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.571400
CITo2E_M800_CUETP8M1_Lam22TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.016640
CITo2E_M1300_CUETP8M1_Lam22TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002880
CITo2E_M300_CUETP8M1_Lam22TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.570300
CITo2E_M800_CUETP8M1_Lam22TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.015750
CITo2E_M1300_CUETP8M1_Lam22TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002392
CITo2E_M300_CUETP8M1_Lam34TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.555500
CITo2E_M800_CUETP8M1_Lam34TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013000
CITo2E_M1300_CUETP8M1_Lam34TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001436
CITo2E_M300_CUETP8M1_Lam34TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.556900
CITo2E_M800_CUETP8M1_Lam34TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013110
CITo2E_M1300_CUETP8M1_Lam34TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001508
CITo2E_M300_CUETP8M1_Lam34TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.552700
CITo2E_M800_CUETP8M1_Lam34TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013000
CITo2E_M1300_CUETP8M1_Lam34TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001433
CITo2E_M300_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.563500
CITo2E_M2000_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000236
CITo2E_M800_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014190
CITo2E_M1300_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001779
CITo2E_M300_CUETP8M1_Lam34TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.563900
CITo2E_M800_CUETP8M1_Lam34TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014430
CITo2E_M1300_CUETP8M1_Lam34TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001874
CITo2E_M300_CUETP8M1_Lam34TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.563400
CITo2E_M800_CUETP8M1_Lam34TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014170
CITo2E_M1300_CUETP8M1_Lam34TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001775
CITo2E_M300_CUETP8M1_Lam10TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.553200
CITo2E_M800_CUETP8M1_Lam10TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.025970
CITo2E_M1300_CUETP8M1_Lam10TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.010260
CITo2E_M300_CUETP8M1_Lam10TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.578400
CITo2E_M800_CUETP8M1_Lam10TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.044650
CITo2E_M1300_CUETP8M1_Lam10TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.020860
CITo2E_M300_CUETP8M1_Lam10TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.549100
CITo2E_M800_CUETP8M1_Lam10TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.025910
CITo2E_M1300_CUETP8M1_Lam10TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.010250
CITo2E_M300_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.633600
CITo2E_M2000_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.005240
CITo2E_M800_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.039490
CITo2E_M1300_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014170
CITo2E_M300_CUETP8M1_Lam10TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.680000
CITo2E_M800_CUETP8M1_Lam10TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.059760
CITo2E_M1300_CUETP8M1_Lam10TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.025100
CITo2E_M300_CUETP8M1_Lam10TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.636900
CITo2E_M800_CUETP8M1_Lam10TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.039550
CITo2E_M1300_CUETP8M1_Lam10TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014170
CITo2E_M300_CUETP8M1_Lam1TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 365.800000
CITo2E_M800_CUETP8M1_Lam1TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 207.500000
CITo2E_M1300_CUETP8M1_Lam1TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 116.500000
CITo2E_M300_CUETP8M1_Lam1TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 736.100000
CITo2E_M800_CUETP8M1_Lam1TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 416.100000
CITo2E_M1300_CUETP8M1_Lam1TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 232.700000
CITo2E_M300_CUETP8M1_Lam1TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 366.000000
CITo2E_M800_CUETP8M1_Lam1TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 207.600000
CITo2E_M1300_CUETP8M1_Lam1TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 116.500000
CITo2E_M300_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 373.000000
CITo2E_M2000_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 49.840000
CITo2E_M800_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 208.400000
CITo2E_M1300_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 117.100000
CITo2E_M300_CUETP8M1_Lam1TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 742.000000
CITo2E_M800_CUETP8M1_Lam1TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 415.900000
CITo2E_M1300_CUETP8M1_Lam1TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 235.200000
CITo2E_M300_CUETP8M1_Lam1TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 373.400000
CITo2E_M800_CUETP8M1_Lam1TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 209.700000
CITo2E_M1300_CUETP8M1_Lam1TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 116.600000
CITo2E_M300_CUETP8M1_Lam16TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.547600
CITo2E_M800_CUETP8M1_Lam16TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013810
CITo2E_M1300_CUETP8M1_Lam16TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002404
CITo2E_M300_CUETP8M1_Lam16TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.549900
CITo2E_M800_CUETP8M1_Lam16TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.016430
CITo2E_M1300_CUETP8M1_Lam16TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.003976
CITo2E_M300_CUETP8M1_Lam16TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.546200
CITo2E_M800_CUETP8M1_Lam16TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013650
CITo2E_M1300_CUETP8M1_Lam16TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002382
CITo2E_M300_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.578500
CITo2E_M2000_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001052
CITo2E_M800_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.019000
CITo2E_M1300_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.003954
CITo2E_M300_CUETP8M1_Lam16TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.589700
CITo2E_M800_CUETP8M1_Lam16TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.022340
CITo2E_M1300_CUETP8M1_Lam16TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.005639
CITo2E_M300_CUETP8M1_Lam16TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.586000
CITo2E_M800_CUETP8M1_Lam16TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.019170
CITo2E_M1300_CUETP8M1_Lam16TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.003919
