/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynt91/sct_orig.v:2" *)
(* top =  1  *)
module sct(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z, a0, b0, c0, d0, e0, f0, g0, h0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[0] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[10] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[12] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[14] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[1] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[2] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[3] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[4] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[5] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[6] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[7] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[8] ;
  (* src = "LGSynt91/sct_orig.v:39" *)
  wire \[9] ;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input a;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output a0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input b;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output b0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input c;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output c0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input d;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output d0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input e;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output e0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input f;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output f0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input g;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output g0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input h;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output h0;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input i;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input j;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input k;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input l;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input m;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input n;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input o;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input p;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input q;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input r;
  (* src = "LGSynt91/sct_orig.v:3" *)
  input s;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output t;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output u;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output v;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output w;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output x;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output y;
  (* src = "LGSynt91/sct_orig.v:23" *)
  output z;
  assign _26_ = _05_ & _01_;
  assign _01_ = _06_ & e;
  assign _02_ = d & _03_;
  assign _03_ = _07_ & q;
  assign _27_ = _08_ & _20_;
  assign _04_ = _09_ & 1'h0;
  assign f0 = d & e;
  assign _28_ = e & f;
  assign _29_ = _10_ & s;
  assign u = _11_ & _21_;
  assign _30_ = c & b;
  assign t = _12_ & _22_;
  assign _23_ = _13_ & e;
  assign _31_ = _14_ & _23_;
  assign _32_ = _15_ & _24_;
  assign w = _16_ & e;
  assign x = i & _00_;
  assign _00_ = _17_ & e;
  assign _33_ = _18_ & j;
  assign _34_ = _19_ & _25_;
  assign a0 = ~1'h0;
  assign _05_ = ~1'h0;
  assign b0 = ~_26_;
  assign _06_ = ~_02_;
  assign _07_ = ~1'h0;
  assign _08_ = ~1'h0;
  assign _20_ = ~_04_;
  assign d0 = ~_27_;
  assign _09_ = ~q;
  assign c0 = ~1'h0;
  assign _10_ = ~p;
  assign _11_ = ~_28_;
  assign _21_ = ~_29_;
  assign _12_ = ~o;
  assign _22_ = ~_30_;
  assign _14_ = ~g;
  assign _13_ = ~q;
  assign _15_ = ~1'h0;
  assign _24_ = ~_31_;
  assign v = ~_32_;
  assign _16_ = ~q;
  assign _17_ = ~q;
  assign z = ~1'h0;
  assign _18_ = ~1'h0;
  assign _19_ = ~1'h0;
  assign _25_ = ~_33_;
  assign y = ~_34_;
  assign \[0]  = t;
  assign \[10]  = d0;
  assign \[12]  = f0;
  assign \[14]  = 1'h0;
  assign \[1]  = u;
  assign \[2]  = v;
  assign \[3]  = w;
  assign \[4]  = x;
  assign \[5]  = y;
  assign \[6]  = z;
  assign \[7]  = a0;
  assign \[8]  = b0;
  assign \[9]  = c0;
  assign e0 = c;
  assign g0 = e;
  assign h0 = 1'h0;
endmodule
