// Seed: 1896719509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_33;
  initial begin
    id_10 = id_14.id_1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18
);
  wire id_20, id_21;
  supply1 id_22;
  wire id_23;
  wire id_24;
  assign id_22 = 1;
  module_0(
      id_20,
      id_20,
      id_20,
      id_20,
      id_23,
      id_24,
      id_21,
      id_24,
      id_23,
      id_21,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_20,
      id_21,
      id_24,
      id_22,
      id_22,
      id_24,
      id_22,
      id_24,
      id_20,
      id_21,
      id_21,
      id_20,
      id_24,
      id_23,
      id_20
  );
  wire  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ;
  wire id_44;
endmodule
