{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712591788493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712591788493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 11:56:28 2024 " "Processing started: Mon Apr 08 11:56:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712591788493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591788493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591788493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712591788853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712591788853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.sv 1 1 " "Found 1 design units, including 1 entities, in source file score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712591798197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798197 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "foosball.sv(58) " "Verilog HDL Module Instantiation warning at foosball.sv(58): ignored dangling comma in List of Port Connections" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "foosball.sv(80) " "Verilog HDL Module Instantiation warning at foosball.sv(80): ignored dangling comma in List of Port Connections" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "foosball.sv 1 1 " "Found 1 design units, including 1 entities, in source file foosball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 foosball " "Found entity 1: foosball" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712591798212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712591798212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics_generator.sv(120) " "Verilog HDL information at graphics_generator.sv(120): always construct contains both blocking and non-blocking assignments" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_generator " "Found entity 1: graphics_generator" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712591798212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_timing_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_timing_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_timing_controller " "Found entity 1: display_timing_controller" {  } { { "display_timing_controller.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/display_timing_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712591798212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ball_clk1 foosball.sv(91) " "Verilog HDL Implicit Net warning at foosball.sv(91): created implicit net for \"ball_clk1\"" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ball_clk2 foosball.sv(92) " "Verilog HDL Implicit Net warning at foosball.sv(92): created implicit net for \"ball_clk2\"" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ball_clk3 foosball.sv(93) " "Verilog HDL Implicit Net warning at foosball.sv(93): created implicit net for \"ball_clk3\"" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ball_clk4 foosball.sv(94) " "Verilog HDL Implicit Net warning at foosball.sv(94): created implicit net for \"ball_clk4\"" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "foosball " "Elaborating entity \"foosball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712591798244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:pixel_clk_gen " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:pixel_clk_gen\"" {  } { { "foosball.sv" "pixel_clk_gen" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_divider.sv(22) " "Verilog HDL assignment warning at clock_divider.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "clock_divider.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/clock_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798244 "|foosball|clock_divider:pixel_clk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_timing_controller display_timing_controller:sync_gen_inst " "Elaborating entity \"display_timing_controller\" for hierarchy \"display_timing_controller:sync_gen_inst\"" {  } { { "foosball.sv" "sync_gen_inst" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_timing_controller.sv(27) " "Verilog HDL assignment warning at display_timing_controller.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "display_timing_controller.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/display_timing_controller.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798259 "|foosball|display_timing_controller:sync_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_timing_controller.sv(43) " "Verilog HDL assignment warning at display_timing_controller.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "display_timing_controller.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/display_timing_controller.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798259 "|foosball|display_timing_controller:sync_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_generator graphics_generator:img_gen_inst " "Elaborating entity \"graphics_generator\" for hierarchy \"graphics_generator:img_gen_inst\"" {  } { { "foosball.sv" "img_gen_inst" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle1_pos_x graphics_generator.sv(52) " "Verilog HDL Always Construct warning at graphics_generator.sv(52): inferring latch(es) for variable \"paddle1_pos_x\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle2_pos_x graphics_generator.sv(52) " "Verilog HDL Always Construct warning at graphics_generator.sv(52): inferring latch(es) for variable \"paddle2_pos_x\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle3_pos_x graphics_generator.sv(52) " "Verilog HDL Always Construct warning at graphics_generator.sv(52): inferring latch(es) for variable \"paddle3_pos_x\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle4_pos_x graphics_generator.sv(52) " "Verilog HDL Always Construct warning at graphics_generator.sv(52): inferring latch(es) for variable \"paddle4_pos_x\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle5_pos_x graphics_generator.sv(52) " "Verilog HDL Always Construct warning at graphics_generator.sv(52): inferring latch(es) for variable \"paddle5_pos_x\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddle6_pos_x graphics_generator.sv(52) " "Verilog HDL Always Construct warning at graphics_generator.sv(52): inferring latch(es) for variable \"paddle6_pos_x\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "graphics_generator.sv(134) " "Verilog HDL Case Statement warning at graphics_generator.sv(134): can't check case statement for completeness because the case expression has too many possible states" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 134 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score1 graphics_generator.sv(449) " "Verilog HDL Always Construct warning at graphics_generator.sv(449): inferring latch(es) for variable \"score1\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score2 graphics_generator.sv(449) " "Verilog HDL Always Construct warning at graphics_generator.sv(449): inferring latch(es) for variable \"score2\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move graphics_generator.sv(449) " "Verilog HDL Always Construct warning at graphics_generator.sv(449): inferring latch(es) for variable \"move\", which holds its previous value in one or more paths through the always construct" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move graphics_generator.sv(449) " "Inferred latch for \"move\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[0\] graphics_generator.sv(449) " "Inferred latch for \"score2\[0\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[1\] graphics_generator.sv(449) " "Inferred latch for \"score2\[1\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[2\] graphics_generator.sv(449) " "Inferred latch for \"score2\[2\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[3\] graphics_generator.sv(449) " "Inferred latch for \"score2\[3\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[4\] graphics_generator.sv(449) " "Inferred latch for \"score2\[4\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[5\] graphics_generator.sv(449) " "Inferred latch for \"score2\[5\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[6\] graphics_generator.sv(449) " "Inferred latch for \"score2\[6\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[7\] graphics_generator.sv(449) " "Inferred latch for \"score2\[7\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[8\] graphics_generator.sv(449) " "Inferred latch for \"score2\[8\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[9\] graphics_generator.sv(449) " "Inferred latch for \"score2\[9\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[10\] graphics_generator.sv(449) " "Inferred latch for \"score2\[10\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[11\] graphics_generator.sv(449) " "Inferred latch for \"score2\[11\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[12\] graphics_generator.sv(449) " "Inferred latch for \"score2\[12\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[13\] graphics_generator.sv(449) " "Inferred latch for \"score2\[13\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[14\] graphics_generator.sv(449) " "Inferred latch for \"score2\[14\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[15\] graphics_generator.sv(449) " "Inferred latch for \"score2\[15\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[16\] graphics_generator.sv(449) " "Inferred latch for \"score2\[16\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[17\] graphics_generator.sv(449) " "Inferred latch for \"score2\[17\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[18\] graphics_generator.sv(449) " "Inferred latch for \"score2\[18\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[19\] graphics_generator.sv(449) " "Inferred latch for \"score2\[19\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[20\] graphics_generator.sv(449) " "Inferred latch for \"score2\[20\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[21\] graphics_generator.sv(449) " "Inferred latch for \"score2\[21\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[22\] graphics_generator.sv(449) " "Inferred latch for \"score2\[22\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[23\] graphics_generator.sv(449) " "Inferred latch for \"score2\[23\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[24\] graphics_generator.sv(449) " "Inferred latch for \"score2\[24\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[25\] graphics_generator.sv(449) " "Inferred latch for \"score2\[25\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[26\] graphics_generator.sv(449) " "Inferred latch for \"score2\[26\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[27\] graphics_generator.sv(449) " "Inferred latch for \"score2\[27\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[28\] graphics_generator.sv(449) " "Inferred latch for \"score2\[28\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[29\] graphics_generator.sv(449) " "Inferred latch for \"score2\[29\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[30\] graphics_generator.sv(449) " "Inferred latch for \"score2\[30\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score2\[31\] graphics_generator.sv(449) " "Inferred latch for \"score2\[31\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[0\] graphics_generator.sv(449) " "Inferred latch for \"score1\[0\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[1\] graphics_generator.sv(449) " "Inferred latch for \"score1\[1\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[2\] graphics_generator.sv(449) " "Inferred latch for \"score1\[2\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[3\] graphics_generator.sv(449) " "Inferred latch for \"score1\[3\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[4\] graphics_generator.sv(449) " "Inferred latch for \"score1\[4\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[5\] graphics_generator.sv(449) " "Inferred latch for \"score1\[5\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[6\] graphics_generator.sv(449) " "Inferred latch for \"score1\[6\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[7\] graphics_generator.sv(449) " "Inferred latch for \"score1\[7\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[8\] graphics_generator.sv(449) " "Inferred latch for \"score1\[8\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[9\] graphics_generator.sv(449) " "Inferred latch for \"score1\[9\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[10\] graphics_generator.sv(449) " "Inferred latch for \"score1\[10\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[11\] graphics_generator.sv(449) " "Inferred latch for \"score1\[11\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[12\] graphics_generator.sv(449) " "Inferred latch for \"score1\[12\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[13\] graphics_generator.sv(449) " "Inferred latch for \"score1\[13\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[14\] graphics_generator.sv(449) " "Inferred latch for \"score1\[14\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798275 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[15\] graphics_generator.sv(449) " "Inferred latch for \"score1\[15\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[16\] graphics_generator.sv(449) " "Inferred latch for \"score1\[16\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[17\] graphics_generator.sv(449) " "Inferred latch for \"score1\[17\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[18\] graphics_generator.sv(449) " "Inferred latch for \"score1\[18\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[19\] graphics_generator.sv(449) " "Inferred latch for \"score1\[19\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[20\] graphics_generator.sv(449) " "Inferred latch for \"score1\[20\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[21\] graphics_generator.sv(449) " "Inferred latch for \"score1\[21\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[22\] graphics_generator.sv(449) " "Inferred latch for \"score1\[22\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[23\] graphics_generator.sv(449) " "Inferred latch for \"score1\[23\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[24\] graphics_generator.sv(449) " "Inferred latch for \"score1\[24\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[25\] graphics_generator.sv(449) " "Inferred latch for \"score1\[25\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[26\] graphics_generator.sv(449) " "Inferred latch for \"score1\[26\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[27\] graphics_generator.sv(449) " "Inferred latch for \"score1\[27\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[28\] graphics_generator.sv(449) " "Inferred latch for \"score1\[28\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[29\] graphics_generator.sv(449) " "Inferred latch for \"score1\[29\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[30\] graphics_generator.sv(449) " "Inferred latch for \"score1\[30\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score1\[31\] graphics_generator.sv(449) " "Inferred latch for \"score1\[31\]\" at graphics_generator.sv(449)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[0\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[0\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[1\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[1\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[2\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[2\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[3\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[3\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[4\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[4\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[5\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[5\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[6\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[6\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[7\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[7\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[8\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[8\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[9\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[9\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[10\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[10\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[11\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[11\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[12\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[12\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[13\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[13\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[14\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[14\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[15\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[15\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[16\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[16\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[17\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[17\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[18\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[18\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[19\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[19\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[20\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[20\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[21\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[21\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[22\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[22\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[23\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[23\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[24\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[24\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[25\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[25\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[26\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[26\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[27\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[27\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[28\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[28\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[29\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[29\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[30\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[30\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle6_pos_x\[31\] graphics_generator.sv(63) " "Inferred latch for \"paddle6_pos_x\[31\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[0\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[0\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[1\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[1\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[2\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[2\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[3\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[3\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[4\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[4\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[5\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[5\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[6\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[6\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[7\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[7\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[8\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[8\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[9\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[9\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[10\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[10\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[11\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[11\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[12\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[12\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[13\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[13\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[14\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[14\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[15\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[15\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[16\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[16\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[17\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[17\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[18\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[18\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[19\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[19\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[20\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[20\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[21\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[21\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[22\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[22\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[23\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[23\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[24\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[24\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[25\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[25\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[26\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[26\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[27\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[27\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[28\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[28\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[29\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[29\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[30\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[30\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle5_pos_x\[31\] graphics_generator.sv(63) " "Inferred latch for \"paddle5_pos_x\[31\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[0\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[0\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[1\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[1\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[2\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[2\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[3\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[3\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[4\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[4\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[5\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[5\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[6\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[6\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[7\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[7\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[8\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[8\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[9\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[9\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[10\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[10\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[11\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[11\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[12\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[12\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[13\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[13\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[14\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[14\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[15\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[15\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[16\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[16\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[17\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[17\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[18\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[18\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[19\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[19\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[20\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[20\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[21\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[21\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[22\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[22\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[23\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[23\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[24\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[24\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[25\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[25\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[26\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[26\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[27\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[27\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[28\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[28\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[29\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[29\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[30\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[30\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle4_pos_x\[31\] graphics_generator.sv(63) " "Inferred latch for \"paddle4_pos_x\[31\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[0\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[0\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[1\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[1\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[2\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[2\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[3\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[3\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[4\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[4\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[5\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[5\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[6\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[6\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[7\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[7\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[8\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[8\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[9\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[9\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[10\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[10\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[11\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[11\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[12\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[12\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[13\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[13\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[14\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[14\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[15\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[15\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[16\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[16\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[17\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[17\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[18\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[18\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[19\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[19\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[20\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[20\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[21\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[21\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[22\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[22\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[23\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[23\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[24\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[24\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[25\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[25\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[26\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[26\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[27\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[27\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[28\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[28\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[29\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[29\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[30\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[30\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle3_pos_x\[31\] graphics_generator.sv(63) " "Inferred latch for \"paddle3_pos_x\[31\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[0\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[0\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[1\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[1\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[2\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[2\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[3\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[3\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[4\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[4\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[5\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[5\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[6\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[6\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[7\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[7\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[8\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[8\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[9\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[9\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[10\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[10\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[11\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[11\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[12\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[12\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[13\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[13\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[14\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[14\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[15\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[15\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[16\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[16\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[17\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[17\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[18\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[18\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[19\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[19\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[20\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[20\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[21\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[21\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[22\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[22\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[23\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[23\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[24\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[24\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[25\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[25\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[26\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[26\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[27\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[27\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[28\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[28\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[29\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[29\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[30\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[30\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle2_pos_x\[31\] graphics_generator.sv(63) " "Inferred latch for \"paddle2_pos_x\[31\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[0\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[0\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[1\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[1\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[2\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[2\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[3\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[3\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[4\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[4\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[5\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[5\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[6\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[6\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[7\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[7\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[8\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[8\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[9\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[9\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[10\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[10\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[11\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[11\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[12\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[12\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[13\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[13\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[14\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[14\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[15\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[15\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[16\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[16\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[17\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[17\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[18\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[18\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[19\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[19\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[20\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[20\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[21\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[21\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[22\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[22\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[23\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[23\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[24\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[24\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[25\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[25\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[26\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[26\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[27\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[27\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[28\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[28\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[29\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[29\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[30\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[30\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle1_pos_x\[31\] graphics_generator.sv(63) " "Inferred latch for \"paddle1_pos_x\[31\]\" at graphics_generator.sv(63)" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|graphics_generator:img_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:paddle_clk_gen " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:paddle_clk_gen\"" {  } { { "foosball.sv" "paddle_clk_gen" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clock_divider.sv(22) " "Verilog HDL assignment warning at clock_divider.sv(22): truncated value with size 32 to match size of target (19)" {  } { { "clock_divider.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/clock_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798290 "|foosball|clock_divider:paddle_clk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:ball_clk_gen2 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:ball_clk_gen2\"" {  } { { "foosball.sv" "ball_clk_gen2" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clock_divider.sv(22) " "Verilog HDL assignment warning at clock_divider.sv(22): truncated value with size 32 to match size of target (19)" {  } { { "clock_divider.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/clock_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798306 "|foosball|clock_divider:ball_clk_gen2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:ball_clk_gen3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:ball_clk_gen3\"" {  } { { "foosball.sv" "ball_clk_gen3" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clock_divider.sv(22) " "Verilog HDL assignment warning at clock_divider.sv(22): truncated value with size 32 to match size of target (19)" {  } { { "clock_divider.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/clock_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798322 "|foosball|clock_divider:ball_clk_gen3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:ball_clk_gen4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:ball_clk_gen4\"" {  } { { "foosball.sv" "ball_clk_gen4" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 clock_divider.sv(22) " "Verilog HDL assignment warning at clock_divider.sv(22): truncated value with size 32 to match size of target (18)" {  } { { "clock_divider.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/clock_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712591798337 "|foosball|clock_divider:ball_clk_gen4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score_disp_inst " "Elaborating entity \"score\" for hierarchy \"score:score_disp_inst\"" {  } { { "foosball.sv" "score_disp_inst" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591798337 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "score.sv(12) " "Verilog HDL Case Statement warning at score.sv(12): can't check case statement for completeness because the case expression has too many possible states" {  } { { "score.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/score.sv" 12 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712591798337 "|foosball|score:score_disp_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "score.sv(24) " "Verilog HDL Case Statement warning at score.sv(24): can't check case statement for completeness because the case expression has too many possible states" {  } { { "score.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/score.sv" 24 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712591798337 "|foosball|score:score_disp_inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1712591798556 "|foosball|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1712591798556 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[0\] graphics_generator:img_gen_inst\|Ball_direction\[0\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[0\]~1 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[0\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[0\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[0\]~1\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[31\] graphics_generator:img_gen_inst\|Ball_direction\[31\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[31\]~5 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[31\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[31\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[31\]~5\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[30\] graphics_generator:img_gen_inst\|Ball_direction\[30\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[30\]~9 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[30\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[30\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[30\]~9\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[29\] graphics_generator:img_gen_inst\|Ball_direction\[29\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[29\]~13 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[29\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[29\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[29\]~13\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[28\] graphics_generator:img_gen_inst\|Ball_direction\[28\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[28\]~17 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[28\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[28\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[28\]~17\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[27\] graphics_generator:img_gen_inst\|Ball_direction\[27\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[27\]~21 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[27\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[27\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[27\]~21\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[26\] graphics_generator:img_gen_inst\|Ball_direction\[26\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[26\]~25 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[26\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[26\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[26\]~25\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[25\] graphics_generator:img_gen_inst\|Ball_direction\[25\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[25\]~29 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[25\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[25\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[25\]~29\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[24\] graphics_generator:img_gen_inst\|Ball_direction\[24\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[24\]~33 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[24\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[24\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[24\]~33\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[23\] graphics_generator:img_gen_inst\|Ball_direction\[23\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[23\]~37 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[23\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[23\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[23\]~37\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[22\] graphics_generator:img_gen_inst\|Ball_direction\[22\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[22\]~41 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[22\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[22\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[22\]~41\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[21\] graphics_generator:img_gen_inst\|Ball_direction\[21\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[21\]~45 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[21\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[21\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[21\]~45\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[20\] graphics_generator:img_gen_inst\|Ball_direction\[20\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[20\]~49 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[20\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[20\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[20\]~49\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[19\] graphics_generator:img_gen_inst\|Ball_direction\[19\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[19\]~53 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[19\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[19\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[19\]~53\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[18\] graphics_generator:img_gen_inst\|Ball_direction\[18\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[18\]~57 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[18\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[18\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[18\]~57\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[17\] graphics_generator:img_gen_inst\|Ball_direction\[17\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[17\]~61 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[17\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[17\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[17\]~61\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[16\] graphics_generator:img_gen_inst\|Ball_direction\[16\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[16\]~65 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[16\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[16\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[16\]~65\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[15\] graphics_generator:img_gen_inst\|Ball_direction\[15\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[15\]~69 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[15\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[15\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[15\]~69\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[14\] graphics_generator:img_gen_inst\|Ball_direction\[14\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[14\]~73 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[14\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[14\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[14\]~73\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[13\] graphics_generator:img_gen_inst\|Ball_direction\[13\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[13\]~77 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[13\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[13\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[13\]~77\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[12\] graphics_generator:img_gen_inst\|Ball_direction\[12\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[12\]~81 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[12\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[12\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[12\]~81\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[11\] graphics_generator:img_gen_inst\|Ball_direction\[11\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[11\]~85 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[11\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[11\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[11\]~85\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[10\] graphics_generator:img_gen_inst\|Ball_direction\[10\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[10\]~89 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[10\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[10\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[10\]~89\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[9\] graphics_generator:img_gen_inst\|Ball_direction\[9\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[9\]~93 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[9\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[9\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[9\]~93\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[8\] graphics_generator:img_gen_inst\|Ball_direction\[8\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[8\]~97 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[8\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[8\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[8\]~97\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[7\] graphics_generator:img_gen_inst\|Ball_direction\[7\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[7\]~101 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[7\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[7\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[7\]~101\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[6\] graphics_generator:img_gen_inst\|Ball_direction\[6\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[6\]~105 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[6\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[6\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[6\]~105\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[5\] graphics_generator:img_gen_inst\|Ball_direction\[5\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[5\]~109 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[5\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[5\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[5\]~109\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[4\] graphics_generator:img_gen_inst\|Ball_direction\[4\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[4\]~113 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[4\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[4\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[4\]~113\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[3\] graphics_generator:img_gen_inst\|Ball_direction\[3\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[3\]~117 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[3\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[3\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[3\]~117\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[2\] graphics_generator:img_gen_inst\|Ball_direction\[2\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[2\]~121 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[2\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[2\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[2\]~121\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "graphics_generator:img_gen_inst\|Ball_direction\[1\] graphics_generator:img_gen_inst\|Ball_direction\[1\]~_emulated graphics_generator:img_gen_inst\|Ball_direction\[1\]~125 " "Register \"graphics_generator:img_gen_inst\|Ball_direction\[1\]\" is converted into an equivalent circuit using register \"graphics_generator:img_gen_inst\|Ball_direction\[1\]~_emulated\" and latch \"graphics_generator:img_gen_inst\|Ball_direction\[1\]~125\"" {  } { { "graphics_generator.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/graphics_generator.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1712591803009 "|foosball|graphics_generator:img_gen_inst|Ball_direction[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1712591803009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] GND " "Pin \"seg1\[0\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] GND " "Pin \"seg1\[1\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[3\] GND " "Pin \"seg1\[3\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[4\] GND " "Pin \"seg1\[4\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] VCC " "Pin \"seg1\[6\]\" is stuck at VCC" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] GND " "Pin \"seg2\[0\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[3\] GND " "Pin \"seg2\[3\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[4\] GND " "Pin \"seg2\[4\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bar GND " "Pin \"bar\" is stuck at GND" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712591803587 "|foosball|bar"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712591803587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712591803728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachin Satahoo/Downloads/3216_Project/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/Sachin Satahoo/Downloads/3216_Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591805134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712591805337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712591805337 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_game " "No output dependent on input pin \"start_game\"" {  } { { "foosball.sv" "" { Text "C:/Users/Sachin Satahoo/Downloads/3216_Project/foosball.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712591805478 "|foosball|start_game"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712591805478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3107 " "Implemented 3107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712591805478 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712591805478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3069 " "Implemented 3069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712591805478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712591805478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712591805509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 11:56:45 2024 " "Processing ended: Mon Apr 08 11:56:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712591805509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712591805509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712591805509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712591805509 ""}
