<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/length' to 'aes_ha/length_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:11:17.328+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/out' to 'aes_ha/out_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:11:17.322+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/in' to 'aes_ha/in_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:11:17.315+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'AES_CTR_xcrypt_buffer' to 'AES_CTR_xcrypt_buffe' (c_src/aes.c:54:11)" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:11:16.696+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:09.523+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 107, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret39', c_src/aes.c:451) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.123+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret39', c_src/aes.c:451) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.116+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 103, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret39', c_src/aes.c:451) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.109+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 72, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret29', c_src/aes.c:448) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.103+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret5', c_src/aes.c:448) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.082+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret5', c_src/aes.c:448) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.075+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret5', c_src/aes.c:448) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.056+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)&#xA;   between 'call' operation ('call_ret5', c_src/aes.c:448) to 'AddRoundKey' and 'call' operation ('call_ret1', c_src/aes.c:435) to 'AddRoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:07.044+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_load_2', c_src/aes.c:274) on array 'RoundKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:05.713+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('RoundKey_addr_134_write_ln248', c_src/aes.c:248) of variable 'xor_ln248_29', c_src/aes.c:248 on array 'RoundKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:03.856+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Key_load_1', c_src/aes.c:192) on array 'Key' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Key'." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:01.825+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/length' to 'aes_ha/length_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:00.961+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/out' to 'aes_ha/out_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:00.954+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/in' to 'aes_ha/in_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:00.946+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'AES_CTR_xcrypt_buffer' to 'AES_CTR_xcrypt_buffe' (c_src/aes.c:55:11)" projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:09:00.863+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (hls/dma/aes_ha.c:21) in function 'aes_ha' completely: variable loop bound." projectName="aes_ha_dma_prj" solutionName="sol2" date="2023-07-04T18:08:57.412+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/length' to 'aes_ha/length_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol1" date="2023-07-04T18:06:34.291+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/out' to 'aes_ha/out_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol1" date="2023-07-04T18:06:34.280+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'aes_ha/in' to 'aes_ha/in_r' to avoid the conflict with HDL keywords or other object names." projectName="aes_ha_dma_prj" solutionName="sol1" date="2023-07-04T18:06:34.272+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'AES_CTR_xcrypt_buffer' to 'AES_CTR_xcrypt_buffe' (c_src/aes.c:54:5)" projectName="aes_ha_dma_prj" solutionName="sol1" date="2023-07-04T18:06:34.047+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set in__out_group [add_wave_group in__out(axi_master) -into $cinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $in__out_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $in__out_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $in__out_group]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set key__iv__in_r__out_r__length__return_group [add_wave_group key__iv__in_r__out_r__length__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/interrupt -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_BRESP -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_BREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_BVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RRESP -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RDATA -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_ARREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_ARVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_ARADDR -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WSTRB -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WDATA -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_AWREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_AWVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_AWADDR -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_aes_ha_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_mst -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_key -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_iv -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_in_r -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_length_r -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_in__out_group [add_wave_group in__out(axi_master) -into $tbcinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_in__out_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_in__out_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_in__out_group]&#xA;## add_wave /apatb_aes_ha_top/mst_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set tb_key__iv__in_r__out_r__length__return_group [add_wave_group key__iv__in_r__out_r__length__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_aes_ha_top/slv_INTERRUPT -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_BRESP -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_BREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_BVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RRESP -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RDATA -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_ARREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_ARVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_ARADDR -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WSTRB -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WDATA -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_AWREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_AWVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_AWADDR -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## save_wave_config aes_ha.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 2 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 2 [n/a] @ &quot;1825215000&quot;&#xA;// RTL Simulation : 2 / 2 [n/a] @ &quot;3650295000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 3650335 ns : File &quot;/nas/ei/share/TUEIEDA/LabSDS/ST23/ge42beg/lab-module-3/hls/aes_ha_dma_prj/sol3/sim/verilog/aes_ha.autotb.v&quot; Line 451&#xA;run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.285 ; gain = 72.004 ; free physical = 134 ; free virtual = 5093&#xA;## quit" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T18:53:12.365+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T18:52:37.078+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'out' has a depth of '8832'. Insufficient depth may result in simulation mismatch or freeze.&#xA;   Build using &quot;/nfs/tools/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++&quot;&#xA;   Compiling apatb_aes_ha.cpp&#xA;   Compiling (apcc) aes_ha.c_pre.c.tb.c" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T18:52:34.327+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'in' has a depth of '8832'. Insufficient depth may result in simulation mismatch or freeze." projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T18:52:03.537+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set in__out_group [add_wave_group in__out(axi_master) -into $cinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $in__out_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $in__out_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $in__out_group]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/m_axi_mst_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set key__iv__in_r__out_r__length__return_group [add_wave_group key__iv__in_r__out_r__length__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/interrupt -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_BRESP -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_BREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_BVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RRESP -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RDATA -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_RVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_ARREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_ARVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_ARADDR -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WSTRB -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WDATA -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_WVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_AWREADY -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_AWVALID -into $key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/s_axi_slv_AWADDR -into $key__iv__in_r__out_r__length__return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_aes_ha_top/AESL_inst_aes_ha/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_aes_ha_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_mst -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_key -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_iv -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_in_r -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/LENGTH_length_r -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_in__out_group [add_wave_group in__out(axi_master) -into $tbcinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_in__out_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_in__out_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_in__out_group]&#xA;## add_wave /apatb_aes_ha_top/mst_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/mst_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set tb_key__iv__in_r__out_r__length__return_group [add_wave_group key__iv__in_r__out_r__length__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_aes_ha_top/slv_INTERRUPT -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_BRESP -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_BREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_BVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RRESP -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RDATA -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_RVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_ARREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_ARVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_ARADDR -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WSTRB -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WDATA -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_WVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_AWREADY -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_AWVALID -into $tb_key__iv__in_r__out_r__length__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_aes_ha_top/slv_AWADDR -into $tb_key__iv__in_r__out_r__length__return_group -radix hex&#xA;## save_wave_config aes_ha.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 2 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 2 [n/a] @ &quot;1825215000&quot;&#xA;// RTL Simulation : 2 / 2 [n/a] @ &quot;3650295000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 3650335 ns : File &quot;/nas/ei/share/TUEIEDA/LabSDS/ST23/ge42beg/lab-module-3/hls/aes_ha_dma_prj/sol3/sim/verilog/aes_ha.autotb.v&quot; Line 451&#xA;run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.285 ; gain = 72.004 ; free physical = 663 ; free virtual = 4580&#xA;## quit" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:12:59.084+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:12:23.040+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'out' has a depth of '8832'. Insufficient depth may result in simulation mismatch or freeze.&#xA;   Build using &quot;/nfs/tools/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++&quot;&#xA;   Compiling apatb_aes_ha.cpp&#xA;   Compiling (apcc) aes_ha.c_pre.c.tb.c" projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:12:20.529+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'in' has a depth of '8832'. Insufficient depth may result in simulation mismatch or freeze." projectName="aes_ha_dma_prj" solutionName="sol3" date="2023-07-06T16:11:48.927+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
