import chisel3._

// Chisel Code: Declare a new module definition
class Passthrough extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(4.W))
    val out = Output(UInt(4.W))
  })
  io.out := io.in
}


object Passthrough extends App {
  println(getVerilogString(new Passthrough))
}
