\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ACR}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ KEYR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OPTKEYR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECCR}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OPTR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [2]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WRP1\+AR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WRP1\+BR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [2]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

\doxysubsection{Field Documentation}
\label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{ACR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ACR}

FLASH Access Control register, Address offset\+: 0x00 \label{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

FLASH Control register, Address offset\+: 0x14 \label{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{ECCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECCR}

FLASH ECC register, Address offset\+: 0x18 \label{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{KEYR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t KEYR}

FLASH Key register, Address offset\+: 0x08 \label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{OPTKEYR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OPTKEYR}

FLASH Option Key register, Address offset\+: 0x0C \label{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTR@{OPTR}}
\index{OPTR@{OPTR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{OPTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OPTR}

FLASH Option register, Address offset\+: 0x20 \label{struct_f_l_a_s_h___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved1, Address offset\+: 0x04 \label{struct_f_l_a_s_h___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved2, Address offset\+: 0x1C \label{struct_f_l_a_s_h___type_def_ab6f0f833dbe064708de75d95c68c32fd} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[2]}

Reserved3, Address offset\+: 0x24--0x28 \label{struct_f_l_a_s_h___type_def_a26a809438fc4550cec0c219bffed0f3a} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4[2]}

Reserved4, Address offset\+: 0x34--0x38 \label{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

FLASH Status register, Address offset\+: 0x10 \label{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1AR@{WRP1AR}}
\index{WRP1AR@{WRP1AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{WRP1AR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WRP1\+AR}

FLASH Bank WRP area A address register, Address offset\+: 0x2C \label{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1BR@{WRP1BR}}
\index{WRP1BR@{WRP1BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{WRP1BR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WRP1\+BR}

FLASH Bank WRP area B address register, Address offset\+: 0x30 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\textbf{ stm32g030xx.\+h}\end{DoxyCompactItemize}
