Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 12 20:24:27 2021
| Host         : DESKTOP-CDDJBQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_timing_summary_routed.rpt -pb cronometro_timing_summary_routed.pb -rpx cronometro_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.005        0.000                      0                  124        0.231        0.000                      0                  124        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.086        0.000                      0                   92        0.231        0.000                      0                   92        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.005        0.000                      0                   32        0.990        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.036ns (41.382%)  route 2.884ns (58.618%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 r  divisorfrec_unit/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.239    divisorfrec_unit/q_reg[16]_i_1_n_6
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.599    15.022    divisorfrec_unit/clk
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[17]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    divisorfrec_unit/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 2.015ns (41.131%)  route 2.884ns (58.869%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.218 r  divisorfrec_unit/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.218    divisorfrec_unit/q_reg[16]_i_1_n_4
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.599    15.022    divisorfrec_unit/clk
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[19]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    divisorfrec_unit/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.941ns (40.228%)  route 2.884ns (59.772%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.144 r  divisorfrec_unit/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.144    divisorfrec_unit/q_reg[16]_i_1_n_5
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.599    15.022    divisorfrec_unit/clk
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[18]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    divisorfrec_unit/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.925ns (40.029%)  route 2.884ns (59.971%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.905    divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.128 r  divisorfrec_unit/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.128    divisorfrec_unit/q_reg[16]_i_1_n_7
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.599    15.022    divisorfrec_unit/clk
    SLICE_X7Y87          FDRE                                         r  divisorfrec_unit/q_reg[16]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    divisorfrec_unit/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.922ns (39.992%)  route 2.884ns (60.008%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.125 r  divisorfrec_unit/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.125    divisorfrec_unit/q_reg[12]_i_1_n_6
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    divisorfrec_unit/clk
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[13]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    divisorfrec_unit/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.901ns (39.729%)  route 2.884ns (60.271%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.104 r  divisorfrec_unit/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.104    divisorfrec_unit/q_reg[12]_i_1_n_4
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    divisorfrec_unit/clk
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[15]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    divisorfrec_unit/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.827ns (38.782%)  route 2.884ns (61.218%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.030 r  divisorfrec_unit/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.030    divisorfrec_unit/q_reg[12]_i_1_n_5
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    divisorfrec_unit/clk
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[14]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    divisorfrec_unit/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.811ns (38.573%)  route 2.884ns (61.427%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.791    divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.014 r  divisorfrec_unit/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.014    divisorfrec_unit/q_reg[12]_i_1_n_7
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    divisorfrec_unit/clk
    SLICE_X7Y86          FDRE                                         r  divisorfrec_unit/q_reg[12]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    divisorfrec_unit/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.808ns (38.534%)  route 2.884ns (61.466%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.011 r  divisorfrec_unit/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.011    divisorfrec_unit/q_reg[8]_i_1_n_6
    SLICE_X7Y85          FDRE                                         r  divisorfrec_unit/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    divisorfrec_unit/clk
    SLICE_X7Y85          FDRE                                         r  divisorfrec_unit/q_reg[9]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    divisorfrec_unit/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 divisorfrec_unit/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisorfrec_unit/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.787ns (38.258%)  route 2.884ns (61.742%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.716     5.319    divisorfrec_unit/clk
    SLICE_X7Y83          FDRE                                         r  divisorfrec_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  divisorfrec_unit/q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.466    divisorfrec_unit/q_reg[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.590 f  divisorfrec_unit/q[3]_i_8/O
                         net (fo=2, routed)           1.146     7.736    divisorfrec_unit/q[3]_i_8_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.860 f  divisorfrec_unit/q[3]_i_4__0/O
                         net (fo=28, routed)          1.047     8.907    divisorfrec_unit/top_divisor
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.031 r  divisorfrec_unit/q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.031    divisorfrec_unit/q[0]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.563 r  divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.563    divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.990 r  divisorfrec_unit/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.990    divisorfrec_unit/q_reg[8]_i_1_n_4
    SLICE_X7Y85          FDRE                                         r  divisorfrec_unit/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    divisorfrec_unit/clk
    SLICE_X7Y85          FDRE                                         r  divisorfrec_unit/q_reg[11]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    divisorfrec_unit/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 display_count/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_count/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.188%)  route 0.188ns (49.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    display_count/clk
    SLICE_X3Y83          FDCE                                         r  display_count/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  display_count/q_reg[1]/Q
                         net (fo=21, routed)          0.188     1.847    display_count/cuenta[1]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.048     1.895 r  display_count/q[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.895    display_count/p_0_in[3]
    SLICE_X2Y84          FDCE                                         r  display_count/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    display_count/clk
    SLICE_X2Y84          FDCE                                         r  display_count/q_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.131     1.664    display_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display_count/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_count/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.788%)  route 0.188ns (50.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    display_count/clk
    SLICE_X3Y83          FDCE                                         r  display_count/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  display_count/q_reg[1]/Q
                         net (fo=21, routed)          0.188     1.847    display_count/cuenta[1]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.892 r  display_count/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    display_count/p_0_in[0]
    SLICE_X2Y84          FDCE                                         r  display_count/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    display_count/clk
    SLICE_X2Y84          FDCE                                         r  display_count/q_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.120     1.653    display_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 horas_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horas_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    horas_unit/clk
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  horas_unit/q_reg[1]/Q
                         net (fo=5, routed)           0.167     1.826    horas_unit/Q[1]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.042     1.868 r  horas_unit/q[3]_i_2__3/O
                         net (fo=1, routed)           0.000     1.868    horas_unit/p_0_in__1[3]
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    horas_unit/clk
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.107     1.625    horas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dminutos_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dminutos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.472%)  route 0.177ns (45.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    dminutos_unit/clk
    SLICE_X6Y84          FDCE                                         r  dminutos_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  dminutos_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.177     1.860    dminutos_unit/Q[0]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.048     1.908 r  dminutos_unit/q[3]_i_2__4/O
                         net (fo=1, routed)           0.000     1.908    dminutos_unit/p_0_in__2[3]
    SLICE_X6Y85          FDCE                                         r  dminutos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    dminutos_unit/clk
    SLICE_X6Y85          FDCE                                         r  dminutos_unit/q_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.131     1.664    dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dhoras_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dhoras_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.600     1.519    dhoras_unit/clk
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  dhoras_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.168     1.829    dhoras_unit/Q[3]
    SLICE_X1Y85          LUT4 (Prop_lut4_I2_O)        0.042     1.871 r  dhoras_unit/q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.871    dhoras_unit/p_0_in__0[3]
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    dhoras_unit/clk
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    dhoras_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dminutos_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dminutos_unit/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.685%)  route 0.173ns (45.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    dminutos_unit/clk
    SLICE_X6Y84          FDCE                                         r  dminutos_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  dminutos_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.173     1.856    dminutos_unit/Q[0]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  dminutos_unit/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.901    dminutos_unit/p_0_in__2[1]
    SLICE_X6Y85          FDCE                                         r  dminutos_unit/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    dminutos_unit/clk
    SLICE_X6Y85          FDCE                                         r  dminutos_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.120     1.653    dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 segundos_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segundos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    segundos_unit/clk
    SLICE_X3Y82          FDCE                                         r  segundos_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  segundos_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.170     1.829    segundos_unit/Q[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.043     1.872 r  segundos_unit/q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.872    segundos_unit/p_0_in__5[3]
    SLICE_X3Y82          FDCE                                         r  segundos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    segundos_unit/clk
    SLICE_X3Y82          FDCE                                         r  segundos_unit/q_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDCE (Hold_fdce_C_D)         0.107     1.624    segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 minutos_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    minutos_unit/clk
    SLICE_X5Y84          FDCE                                         r  minutos_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  minutos_unit/q_reg[1]/Q
                         net (fo=5, routed)           0.170     1.830    minutos_unit/Q[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.043     1.873 r  minutos_unit/q[3]_i_2__5/O
                         net (fo=1, routed)           0.000     1.873    minutos_unit/p_0_in__3[3]
    SLICE_X5Y84          FDCE                                         r  minutos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.033    minutos_unit/clk
    SLICE_X5Y84          FDCE                                         r  minutos_unit/q_reg[3]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.107     1.625    minutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dhoras_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dhoras_unit/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.545%)  route 0.206ns (52.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.600     1.519    dhoras_unit/clk
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  dhoras_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.206     1.867    dhoras_unit/Q[3]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.046     1.913 r  dhoras_unit/q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.913    dhoras_unit/p_0_in__0[1]
    SLICE_X2Y85          FDCE                                         r  dhoras_unit/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    dhoras_unit/clk
    SLICE_X2Y85          FDCE                                         r  dhoras_unit/q_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131     1.665    dhoras_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dhoras_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.694%)  route 0.147ns (41.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.600     1.519    dhoras_unit/clk
    SLICE_X2Y85          FDCE                                         r  dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.147     1.830    dhoras_unit/Q[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.875 r  dhoras_unit/q[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.875    dhoras_unit/p_0_in__0[2]
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    dhoras_unit/clk
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.092     1.626    dhoras_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     centesimas_unit/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     centesimas_unit/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     centesimas_unit/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     centesimas_unit/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     decimas_unit/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     decimas_unit/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     decimas_unit/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     decimas_unit/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     dhoras_unit/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     divisorfrec_unit/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     divisorfrec_unit/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     divisorfrec_unit/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     divisorfrec_unit/q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     dminutos_unit/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     dseg_unit/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     minutos_unit/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     minutos_unit/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     minutos_unit/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     minutos_unit/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     centesimas_unit/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     centesimas_unit/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     centesimas_unit/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     centesimas_unit/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     decimas_unit/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     decimas_unit/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     decimas_unit/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     decimas_unit/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     display_count/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     display_count/q_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horas_unit/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.056ns (23.298%)  route 3.477ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.846     9.854    horas_unit/AR[0]
    SLICE_X5Y86          FDCE                                         f  horas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    horas_unit/clk
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[0]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    horas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horas_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.056ns (23.298%)  route 3.477ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.846     9.854    horas_unit/AR[0]
    SLICE_X5Y86          FDCE                                         f  horas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    horas_unit/clk
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[1]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horas_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.056ns (23.298%)  route 3.477ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.846     9.854    horas_unit/AR[0]
    SLICE_X5Y86          FDCE                                         f  horas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    horas_unit/clk
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[2]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    horas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horas_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.056ns (23.298%)  route 3.477ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.846     9.854    horas_unit/AR[0]
    SLICE_X5Y86          FDCE                                         f  horas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    horas_unit/clk
    SLICE_X5Y86          FDCE                                         r  horas_unit/q_reg[3]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    horas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dseg_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.056ns (23.276%)  route 3.481ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.851     9.859    dseg_unit/AR[0]
    SLICE_X4Y86          FDCE                                         f  dseg_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    dseg_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dseg_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.056ns (23.276%)  route 3.481ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.851     9.859    dseg_unit/AR[0]
    SLICE_X4Y86          FDCE                                         f  dseg_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[2]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    dseg_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dseg_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.056ns (23.276%)  route 3.481ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.851     9.859    dseg_unit/AR[0]
    SLICE_X4Y86          FDCE                                         f  dseg_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[3]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    dseg_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dhoras_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.056ns (23.778%)  route 3.385ns (76.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.755     9.763    dhoras_unit/AR[0]
    SLICE_X1Y85          FDCE                                         f  dhoras_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    15.023    dhoras_unit/clk
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405    14.841    dhoras_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dhoras_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.056ns (23.778%)  route 3.385ns (76.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.755     9.763    dhoras_unit/AR[0]
    SLICE_X1Y85          FDCE                                         f  dhoras_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    15.023    dhoras_unit/clk
    SLICE_X1Y85          FDCE                                         r  dhoras_unit/q_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405    14.841    dhoras_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 dseg_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dminutos_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.056ns (23.782%)  route 3.384ns (76.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.719     5.322    dseg_unit/clk
    SLICE_X4Y86          FDCE                                         r  dseg_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  dseg_unit/q_reg[1]/Q
                         net (fo=5, routed)           1.234     7.011    dseg_unit/Q[1]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.150     7.161 f  dseg_unit/q[3]_i_8__0/O
                         net (fo=5, routed)           0.831     7.992    dminutos_unit/top_dseg
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.318 f  dminutos_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.566     8.884    centesimas_unit/q_reg[3]_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     9.008 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.754     9.762    dminutos_unit/AR[0]
    SLICE_X6Y85          FDCE                                         f  dminutos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.598    15.021    dminutos_unit/clk
    SLICE_X6Y85          FDCE                                         r  dminutos_unit/q_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.361    14.900    dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dminutos_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.272ns (28.386%)  route 0.686ns (71.614%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.230     2.477    dminutos_unit/AR[0]
    SLICE_X6Y84          FDCE                                         f  dminutos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.033    dminutos_unit/clk
    SLICE_X6Y84          FDCE                                         r  dminutos_unit/q_reg[0]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X6Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.486    dminutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_count/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.272ns (28.792%)  route 0.673ns (71.208%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.216     2.463    display_count/AR[0]
    SLICE_X2Y84          FDCE                                         f  display_count/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    display_count/clk
    SLICE_X2Y84          FDCE                                         r  display_count/q_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    display_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_count/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.272ns (28.792%)  route 0.673ns (71.208%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.216     2.463    display_count/AR[0]
    SLICE_X2Y84          FDCE                                         f  display_count/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    display_count/clk
    SLICE_X2Y84          FDCE                                         r  display_count/q_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    display_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_count/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.272ns (29.069%)  route 0.664ns (70.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.207     2.454    display_count/AR[0]
    SLICE_X1Y84          FDCE                                         f  display_count/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    display_count/clk
    SLICE_X1Y84          FDCE                                         r  display_count/q_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.441    display_count/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimas_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.289%)  route 0.690ns (71.711%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.233     2.480    decimas_unit/AR[0]
    SLICE_X2Y83          FDCE                                         f  decimas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.870     2.035    decimas_unit/clk
    SLICE_X2Y83          FDCE                                         r  decimas_unit/q_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    decimas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimas_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.289%)  route 0.690ns (71.711%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.233     2.480    decimas_unit/AR[0]
    SLICE_X2Y83          FDCE                                         f  decimas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.870     2.035    decimas_unit/clk
    SLICE_X2Y83          FDCE                                         r  decimas_unit/q_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    decimas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimas_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.289%)  route 0.690ns (71.711%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.233     2.480    decimas_unit/AR[0]
    SLICE_X2Y83          FDCE                                         f  decimas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.870     2.035    decimas_unit/clk
    SLICE_X2Y83          FDCE                                         r  decimas_unit/q_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    decimas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimas_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.289%)  route 0.690ns (71.711%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.233     2.480    decimas_unit/AR[0]
    SLICE_X2Y83          FDCE                                         f  decimas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.870     2.035    decimas_unit/clk
    SLICE_X2Y83          FDCE                                         r  decimas_unit/q_reg[3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    decimas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segundos_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.272ns (28.823%)  route 0.672ns (71.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.215     2.462    segundos_unit/AR[0]
    SLICE_X3Y82          FDCE                                         f  segundos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    segundos_unit/clk
    SLICE_X3Y82          FDCE                                         r  segundos_unit/q_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    segundos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 centesimas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segundos_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.272ns (28.823%)  route 0.672ns (71.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.518    centesimas_unit/CLK
    SLICE_X1Y83          FDCE                                         r  centesimas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     1.646 f  centesimas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.174     1.820    centesimas_unit/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.099     1.919 f  centesimas_unit/q[3]_i_5/O
                         net (fo=6, routed)           0.282     2.202    centesimas_unit/top_centesimas
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.247 f  centesimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.215     2.462    segundos_unit/AR[0]
    SLICE_X3Y82          FDCE                                         f  segundos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    segundos_unit/clk
    SLICE_X3Y82          FDCE                                         r  segundos_unit/q_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  1.023    





