<html>
<body bgcolor="white">
<pre>
<font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : BoardDesign (Entity)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : boarddesign.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      : This is an example of a simple board with three serially 
</font></i><font color=green><i>--                connected Bit Modulators instantiated.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         : No generics have been declared for the component, the
</font></i><font color=green><i>--                association of values to the generics will be done in the
</font></i><font color=green><i>--                configuration declaration.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_Timing
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : IEEE.Std_Logic_1164, ESA.Simulation, ESA.Timing,
</font></i><font color=green><i>--                BoardDesign_Lib.BoardDesign_Timing. 
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New model
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Naming convention: Active low signals are indicated by _N.
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i>
<font color=blue>library</font> ESA;
<font color=blue>use</font> ESA.Simulation.<font color=blue>all</font>;
<font color=blue>use</font> ESA.Timing.<font color=blue>all</font>;
 
<font color=blue>library</font> IEEE;
<font color=blue>use</font> IEEE.Std_Logic_1164.<font color=blue>all</font>;

<font color=blue>library</font> BoardDesign_Lib;
<font color=blue>use</font> BoardDesign_Lib.BoardDesign_Timing.<font color=blue>all</font>;

<font color=blue>entity</font> BoardDesign <font color=blue>is</font>
   <font color=blue>generic</font>(
      SimCondition:   SimConditionType := WorstCase;
      InstancePath:   <font color=red>String</font>           := <font color=black>"BoardDesign:"</font>;
      TimingChecksOn: <font color=red>Boolean</font>          := <font color=red>False</font>;
      tpd_Clk_MData:  TimeArray01      := tpd_Clk_MData);
   <font color=blue>port</font>(
      Test:    <font color=blue>in</font>     <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);        <font color=green><i>-- Board Test mode
</font></i>      Clk:     <font color=blue>in</font>     <font color=red>Std_Logic</font>;                       <font color=green><i>-- Board Master Clock
</font></i>      Reset_N: <font color=blue>in</font>     <font color=red>Std_Logic</font>;                       <font color=green><i>-- Board Master Reset
</font></i>      A:       <font color=blue>in</font>     <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);        <font color=green><i>-- Board Address bus
</font></i>      D:       <font color=blue>inout</font>  <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 7);        <font color=green><i>-- Board Bidir. data bus
</font></i>      RW_N:    <font color=blue>in</font>     <font color=red>Std_Logic</font>;                       <font color=green><i>-- Board Read/write
</font></i>      CS0_N:   <font color=blue>in</font>     <font color=red>Std_Logic</font>;                       <font color=green><i>-- Chip select, IC0
</font></i>      CS1_N:   <font color=blue>in</font>     <font color=red>Std_Logic</font>;                       <font color=green><i>-- Chip select, IC1
</font></i>      CS2_N:   <font color=blue>in</font>     <font color=red>Std_Logic</font>;                       <font color=green><i>-- Chip select, IC2
</font></i>      SClk:    <font color=blue>in</font>     <font color=red>Std_ULogic</font>;                      <font color=green><i>-- Serial Clock
</font></i>      DataIn:  <font color=blue>in</font>     <font color=red>Std_ULogic</font>;                      <font color=green><i>-- Serial input data
</font></i>      DataOut: <font color=blue>out</font>    <font color=red>Std_Logic</font>);                      <font color=green><i>-- Serial output data
</font></i><font color=blue>end</font> BoardDesign; <font color=green><i>--================== End of entity ==========================--
</font></i></pre>
</body>
</html>
