
MajorProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f48  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001df8  080030f4  080030f4  000130f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eec  08004eec  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004eec  08004eec  00014eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ef4  08004ef4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ef4  08004ef4  00014ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ef8  08004ef8  00014ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004efc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          000000e4  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  200000f4  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cb96  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023a3  00000000  00000000  0002cbd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b08  00000000  00000000  0002ef80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000009e8  00000000  00000000  0002fa88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002332a  00000000  00000000  00030470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f13f  00000000  00000000  0005379a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfe0f  00000000  00000000  000628d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001326e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002ae8  00000000  00000000  0013273c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000010 	.word	0x20000010
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080030dc 	.word	0x080030dc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000014 	.word	0x20000014
 80001e8:	080030dc 	.word	0x080030dc

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96e 	b.w	80004e0 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468c      	mov	ip, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	f040 8083 	bne.w	8000332 <__udivmoddi4+0x116>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d947      	bls.n	80002c2 <__udivmoddi4+0xa6>
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	b142      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000238:	f1c2 0020 	rsb	r0, r2, #32
 800023c:	fa24 f000 	lsr.w	r0, r4, r0
 8000240:	4091      	lsls	r1, r2
 8000242:	4097      	lsls	r7, r2
 8000244:	ea40 0c01 	orr.w	ip, r0, r1
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbbc f6f8 	udiv	r6, ip, r8
 8000254:	fa1f fe87 	uxth.w	lr, r7
 8000258:	fb08 c116 	mls	r1, r8, r6, ip
 800025c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000260:	fb06 f10e 	mul.w	r1, r6, lr
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	f106 30ff 	add.w	r0, r6, #4294967295
 800026e:	f080 8119 	bcs.w	80004a4 <__udivmoddi4+0x288>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8116 	bls.w	80004a4 <__udivmoddi4+0x288>
 8000278:	3e02      	subs	r6, #2
 800027a:	443b      	add	r3, r7
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0f8 	udiv	r0, r3, r8
 8000284:	fb08 3310 	mls	r3, r8, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000290:	45a6      	cmp	lr, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	193c      	adds	r4, r7, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 8105 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 800029e:	45a6      	cmp	lr, r4
 80002a0:	f240 8102 	bls.w	80004a8 <__udivmoddi4+0x28c>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ac:	eba4 040e 	sub.w	r4, r4, lr
 80002b0:	2600      	movs	r6, #0
 80002b2:	b11d      	cbz	r5, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c5 4300 	strd	r4, r3, [r5]
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	b902      	cbnz	r2, 80002c6 <__udivmoddi4+0xaa>
 80002c4:	deff      	udf	#255	; 0xff
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	d150      	bne.n	8000370 <__udivmoddi4+0x154>
 80002ce:	1bcb      	subs	r3, r1, r7
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f f887 	uxth.w	r8, r7
 80002d8:	2601      	movs	r6, #1
 80002da:	fbb3 fcfe 	udiv	ip, r3, lr
 80002de:	0c21      	lsrs	r1, r4, #16
 80002e0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002e8:	fb08 f30c 	mul.w	r3, r8, ip
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d907      	bls.n	8000300 <__udivmoddi4+0xe4>
 80002f0:	1879      	adds	r1, r7, r1
 80002f2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0xe2>
 80002f8:	428b      	cmp	r3, r1
 80002fa:	f200 80e9 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 80002fe:	4684      	mov	ip, r0
 8000300:	1ac9      	subs	r1, r1, r3
 8000302:	b2a3      	uxth	r3, r4
 8000304:	fbb1 f0fe 	udiv	r0, r1, lr
 8000308:	fb0e 1110 	mls	r1, lr, r0, r1
 800030c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000310:	fb08 f800 	mul.w	r8, r8, r0
 8000314:	45a0      	cmp	r8, r4
 8000316:	d907      	bls.n	8000328 <__udivmoddi4+0x10c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x10a>
 8000320:	45a0      	cmp	r8, r4
 8000322:	f200 80d9 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 8000326:	4618      	mov	r0, r3
 8000328:	eba4 0408 	sub.w	r4, r4, r8
 800032c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000330:	e7bf      	b.n	80002b2 <__udivmoddi4+0x96>
 8000332:	428b      	cmp	r3, r1
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x12e>
 8000336:	2d00      	cmp	r5, #0
 8000338:	f000 80b1 	beq.w	800049e <__udivmoddi4+0x282>
 800033c:	2600      	movs	r6, #0
 800033e:	e9c5 0100 	strd	r0, r1, [r5]
 8000342:	4630      	mov	r0, r6
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	fab3 f683 	clz	r6, r3
 800034e:	2e00      	cmp	r6, #0
 8000350:	d14a      	bne.n	80003e8 <__udivmoddi4+0x1cc>
 8000352:	428b      	cmp	r3, r1
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0x140>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 80b8 	bhi.w	80004cc <__udivmoddi4+0x2b0>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb61 0103 	sbc.w	r1, r1, r3
 8000362:	2001      	movs	r0, #1
 8000364:	468c      	mov	ip, r1
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0a8      	beq.n	80002bc <__udivmoddi4+0xa0>
 800036a:	e9c5 4c00 	strd	r4, ip, [r5]
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0xa0>
 8000370:	f1c2 0320 	rsb	r3, r2, #32
 8000374:	fa20 f603 	lsr.w	r6, r0, r3
 8000378:	4097      	lsls	r7, r2
 800037a:	fa01 f002 	lsl.w	r0, r1, r2
 800037e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000382:	40d9      	lsrs	r1, r3
 8000384:	4330      	orrs	r0, r6
 8000386:	0c03      	lsrs	r3, r0, #16
 8000388:	fbb1 f6fe 	udiv	r6, r1, lr
 800038c:	fa1f f887 	uxth.w	r8, r7
 8000390:	fb0e 1116 	mls	r1, lr, r6, r1
 8000394:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000398:	fb06 f108 	mul.w	r1, r6, r8
 800039c:	4299      	cmp	r1, r3
 800039e:	fa04 f402 	lsl.w	r4, r4, r2
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x19c>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f106 3cff 	add.w	ip, r6, #4294967295
 80003aa:	f080 808d 	bcs.w	80004c8 <__udivmoddi4+0x2ac>
 80003ae:	4299      	cmp	r1, r3
 80003b0:	f240 808a 	bls.w	80004c8 <__udivmoddi4+0x2ac>
 80003b4:	3e02      	subs	r6, #2
 80003b6:	443b      	add	r3, r7
 80003b8:	1a5b      	subs	r3, r3, r1
 80003ba:	b281      	uxth	r1, r0
 80003bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003c8:	fb00 f308 	mul.w	r3, r0, r8
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x1c4>
 80003d0:	1879      	adds	r1, r7, r1
 80003d2:	f100 3cff 	add.w	ip, r0, #4294967295
 80003d6:	d273      	bcs.n	80004c0 <__udivmoddi4+0x2a4>
 80003d8:	428b      	cmp	r3, r1
 80003da:	d971      	bls.n	80004c0 <__udivmoddi4+0x2a4>
 80003dc:	3802      	subs	r0, #2
 80003de:	4439      	add	r1, r7
 80003e0:	1acb      	subs	r3, r1, r3
 80003e2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003e6:	e778      	b.n	80002da <__udivmoddi4+0xbe>
 80003e8:	f1c6 0c20 	rsb	ip, r6, #32
 80003ec:	fa03 f406 	lsl.w	r4, r3, r6
 80003f0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003f4:	431c      	orrs	r4, r3
 80003f6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003fa:	fa01 f306 	lsl.w	r3, r1, r6
 80003fe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000402:	fa21 f10c 	lsr.w	r1, r1, ip
 8000406:	431f      	orrs	r7, r3
 8000408:	0c3b      	lsrs	r3, r7, #16
 800040a:	fbb1 f9fe 	udiv	r9, r1, lr
 800040e:	fa1f f884 	uxth.w	r8, r4
 8000412:	fb0e 1119 	mls	r1, lr, r9, r1
 8000416:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800041a:	fb09 fa08 	mul.w	sl, r9, r8
 800041e:	458a      	cmp	sl, r1
 8000420:	fa02 f206 	lsl.w	r2, r2, r6
 8000424:	fa00 f306 	lsl.w	r3, r0, r6
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x220>
 800042a:	1861      	adds	r1, r4, r1
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d248      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000432:	458a      	cmp	sl, r1
 8000434:	d946      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	4421      	add	r1, r4
 800043c:	eba1 010a 	sub.w	r1, r1, sl
 8000440:	b2bf      	uxth	r7, r7
 8000442:	fbb1 f0fe 	udiv	r0, r1, lr
 8000446:	fb0e 1110 	mls	r1, lr, r0, r1
 800044a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45b8      	cmp	r8, r7
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x24a>
 8000456:	19e7      	adds	r7, r4, r7
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d22e      	bcs.n	80004bc <__udivmoddi4+0x2a0>
 800045e:	45b8      	cmp	r8, r7
 8000460:	d92c      	bls.n	80004bc <__udivmoddi4+0x2a0>
 8000462:	3802      	subs	r0, #2
 8000464:	4427      	add	r7, r4
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba7 0708 	sub.w	r7, r7, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454f      	cmp	r7, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	4649      	mov	r1, r9
 8000478:	d31a      	bcc.n	80004b0 <__udivmoddi4+0x294>
 800047a:	d017      	beq.n	80004ac <__udivmoddi4+0x290>
 800047c:	b15d      	cbz	r5, 8000496 <__udivmoddi4+0x27a>
 800047e:	ebb3 020e 	subs.w	r2, r3, lr
 8000482:	eb67 0701 	sbc.w	r7, r7, r1
 8000486:	fa07 fc0c 	lsl.w	ip, r7, ip
 800048a:	40f2      	lsrs	r2, r6
 800048c:	ea4c 0202 	orr.w	r2, ip, r2
 8000490:	40f7      	lsrs	r7, r6
 8000492:	e9c5 2700 	strd	r2, r7, [r5]
 8000496:	2600      	movs	r6, #0
 8000498:	4631      	mov	r1, r6
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	462e      	mov	r6, r5
 80004a0:	4628      	mov	r0, r5
 80004a2:	e70b      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a4:	4606      	mov	r6, r0
 80004a6:	e6e9      	b.n	800027c <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fd      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004ac:	4543      	cmp	r3, r8
 80004ae:	d2e5      	bcs.n	800047c <__udivmoddi4+0x260>
 80004b0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b4:	eb69 0104 	sbc.w	r1, r9, r4
 80004b8:	3801      	subs	r0, #1
 80004ba:	e7df      	b.n	800047c <__udivmoddi4+0x260>
 80004bc:	4608      	mov	r0, r1
 80004be:	e7d2      	b.n	8000466 <__udivmoddi4+0x24a>
 80004c0:	4660      	mov	r0, ip
 80004c2:	e78d      	b.n	80003e0 <__udivmoddi4+0x1c4>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e7b9      	b.n	800043c <__udivmoddi4+0x220>
 80004c8:	4666      	mov	r6, ip
 80004ca:	e775      	b.n	80003b8 <__udivmoddi4+0x19c>
 80004cc:	4630      	mov	r0, r6
 80004ce:	e74a      	b.n	8000366 <__udivmoddi4+0x14a>
 80004d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d4:	4439      	add	r1, r7
 80004d6:	e713      	b.n	8000300 <__udivmoddi4+0xe4>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	e724      	b.n	8000328 <__udivmoddi4+0x10c>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b088      	sub	sp, #32
 80004e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ea:	f107 030c 	add.w	r3, r7, #12
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	605a      	str	r2, [r3, #4]
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	60da      	str	r2, [r3, #12]
 80004f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004fa:	2300      	movs	r3, #0
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	4b2d      	ldr	r3, [pc, #180]	; (80005b4 <MX_GPIO_Init+0xd0>)
 8000500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000502:	4a2c      	ldr	r2, [pc, #176]	; (80005b4 <MX_GPIO_Init+0xd0>)
 8000504:	f043 0320 	orr.w	r3, r3, #32
 8000508:	6313      	str	r3, [r2, #48]	; 0x30
 800050a:	4b2a      	ldr	r3, [pc, #168]	; (80005b4 <MX_GPIO_Init+0xd0>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050e:	f003 0320 	and.w	r3, r3, #32
 8000512:	60bb      	str	r3, [r7, #8]
 8000514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000516:	2300      	movs	r3, #0
 8000518:	607b      	str	r3, [r7, #4]
 800051a:	4b26      	ldr	r3, [pc, #152]	; (80005b4 <MX_GPIO_Init+0xd0>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	4a25      	ldr	r2, [pc, #148]	; (80005b4 <MX_GPIO_Init+0xd0>)
 8000520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000524:	6313      	str	r3, [r2, #48]	; 0x30
 8000526:	4b23      	ldr	r3, [pc, #140]	; (80005b4 <MX_GPIO_Init+0xd0>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	2300      	movs	r3, #0
 8000534:	603b      	str	r3, [r7, #0]
 8000536:	4b1f      	ldr	r3, [pc, #124]	; (80005b4 <MX_GPIO_Init+0xd0>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	4a1e      	ldr	r2, [pc, #120]	; (80005b4 <MX_GPIO_Init+0xd0>)
 800053c:	f043 0301 	orr.w	r3, r3, #1
 8000540:	6313      	str	r3, [r2, #48]	; 0x30
 8000542:	4b1c      	ldr	r3, [pc, #112]	; (80005b4 <MX_GPIO_Init+0xd0>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000546:	f003 0301 	and.w	r3, r3, #1
 800054a:	603b      	str	r3, [r7, #0]
 800054c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_7|GPIO_PIN_13, GPIO_PIN_RESET);
 800054e:	2200      	movs	r2, #0
 8000550:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 8000554:	4818      	ldr	r0, [pc, #96]	; (80005b8 <MX_GPIO_Init+0xd4>)
 8000556:	f000 fe31 	bl	80011bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800055a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800055e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000560:	2300      	movs	r3, #0
 8000562:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000564:	2300      	movs	r3, #0
 8000566:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	4619      	mov	r1, r3
 800056e:	4813      	ldr	r0, [pc, #76]	; (80005bc <MX_GPIO_Init+0xd8>)
 8000570:	f000 fc60 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH7 PH13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_13;
 8000574:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8000578:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057a:	2301      	movs	r3, #1
 800057c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057e:	2300      	movs	r3, #0
 8000580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000582:	2300      	movs	r3, #0
 8000584:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000586:	f107 030c 	add.w	r3, r7, #12
 800058a:	4619      	mov	r1, r3
 800058c:	480a      	ldr	r0, [pc, #40]	; (80005b8 <MX_GPIO_Init+0xd4>)
 800058e:	f000 fc51 	bl	8000e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000596:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000598:	2300      	movs	r3, #0
 800059a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80005a0:	f107 030c 	add.w	r3, r7, #12
 80005a4:	4619      	mov	r1, r3
 80005a6:	4804      	ldr	r0, [pc, #16]	; (80005b8 <MX_GPIO_Init+0xd4>)
 80005a8:	f000 fc44 	bl	8000e34 <HAL_GPIO_Init>

}
 80005ac:	bf00      	nop
 80005ae:	3720      	adds	r7, #32
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40023800 	.word	0x40023800
 80005b8:	40021c00 	.word	0x40021c00
 80005bc:	40021400 	.word	0x40021400

080005c0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80005c4:	4b1b      	ldr	r3, [pc, #108]	; (8000634 <MX_I2C2_Init+0x74>)
 80005c6:	4a1c      	ldr	r2, [pc, #112]	; (8000638 <MX_I2C2_Init+0x78>)
 80005c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80005ca:	4b1a      	ldr	r3, [pc, #104]	; (8000634 <MX_I2C2_Init+0x74>)
 80005cc:	4a1b      	ldr	r2, [pc, #108]	; (800063c <MX_I2C2_Init+0x7c>)
 80005ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005d0:	4b18      	ldr	r3, [pc, #96]	; (8000634 <MX_I2C2_Init+0x74>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80005d6:	4b17      	ldr	r3, [pc, #92]	; (8000634 <MX_I2C2_Init+0x74>)
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005dc:	4b15      	ldr	r3, [pc, #84]	; (8000634 <MX_I2C2_Init+0x74>)
 80005de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005e2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005e4:	4b13      	ldr	r3, [pc, #76]	; (8000634 <MX_I2C2_Init+0x74>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80005ea:	4b12      	ldr	r3, [pc, #72]	; (8000634 <MX_I2C2_Init+0x74>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005f0:	4b10      	ldr	r3, [pc, #64]	; (8000634 <MX_I2C2_Init+0x74>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005f6:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <MX_I2C2_Init+0x74>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80005fc:	480d      	ldr	r0, [pc, #52]	; (8000634 <MX_I2C2_Init+0x74>)
 80005fe:	f000 fdf7 	bl	80011f0 <HAL_I2C_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000608:	f000 f964 	bl	80008d4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800060c:	2100      	movs	r1, #0
 800060e:	4809      	ldr	r0, [pc, #36]	; (8000634 <MX_I2C2_Init+0x74>)
 8000610:	f000 ff32 	bl	8001478 <HAL_I2CEx_ConfigAnalogFilter>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800061a:	f000 f95b 	bl	80008d4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800061e:	2100      	movs	r1, #0
 8000620:	4804      	ldr	r0, [pc, #16]	; (8000634 <MX_I2C2_Init+0x74>)
 8000622:	f000 ff65 	bl	80014f0 <HAL_I2CEx_ConfigDigitalFilter>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800062c:	f000 f952 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000044 	.word	0x20000044
 8000638:	40005800 	.word	0x40005800
 800063c:	000186a0 	.word	0x000186a0

08000640 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a19      	ldr	r2, [pc, #100]	; (80006c4 <HAL_I2C_MspInit+0x84>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d12b      	bne.n	80006ba <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <HAL_I2C_MspInit+0x88>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	4a17      	ldr	r2, [pc, #92]	; (80006c8 <HAL_I2C_MspInit+0x88>)
 800066c:	f043 0320 	orr.w	r3, r3, #32
 8000670:	6313      	str	r3, [r2, #48]	; 0x30
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <HAL_I2C_MspInit+0x88>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	f003 0320 	and.w	r3, r3, #32
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800067e:	2303      	movs	r3, #3
 8000680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000682:	2312      	movs	r3, #18
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800068a:	2303      	movs	r3, #3
 800068c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800068e:	2304      	movs	r3, #4
 8000690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	4619      	mov	r1, r3
 8000698:	480c      	ldr	r0, [pc, #48]	; (80006cc <HAL_I2C_MspInit+0x8c>)
 800069a:	f000 fbcb 	bl	8000e34 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <HAL_I2C_MspInit+0x88>)
 80006a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a6:	4a08      	ldr	r2, [pc, #32]	; (80006c8 <HAL_I2C_MspInit+0x88>)
 80006a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006ac:	6413      	str	r3, [r2, #64]	; 0x40
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <HAL_I2C_MspInit+0x88>)
 80006b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	; 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40005800 	.word	0x40005800
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40021400 	.word	0x40021400

080006d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d6:	f000 fa39 	bl	8000b4c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006da:	f000 f88b 	bl	80007f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006de:	f7ff ff01 	bl	80004e4 <MX_GPIO_Init>
  MX_SPI5_Init();
 80006e2:	f000 f8ff 	bl	80008e4 <MX_SPI5_Init>
  MX_I2C2_Init();
 80006e6:	f7ff ff6b 	bl	80005c0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	delay_init(180);			//延时初始�??
 80006ea:	20b4      	movs	r0, #180	; 0xb4
 80006ec:	f001 ff54 	bl	8002598 <delay_init>
	LCD_Init();						//LCD初始�??
 80006f0:	f002 fbf4 	bl	8002edc <LCD_Init>
	LCD_Fill(0,0,LCD_W,LCD_H,WHITE);	//屏幕刷白
 80006f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	23f0      	movs	r3, #240	; 0xf0
 80006fc:	22f0      	movs	r2, #240	; 0xf0
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f002 f9b1 	bl	8002a68 <LCD_Fill>
	AHT10_Init();				//AHT10模拟iic
 8000706:	f001 fe5e 	bl	80023c6 <AHT10_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		
		LCD_ShowString(0,0,"     SHOW  ",BLACK,WHITE,32,0);		//字符�??
 800070a:	2300      	movs	r3, #0
 800070c:	9302      	str	r3, [sp, #8]
 800070e:	2320      	movs	r3, #32
 8000710:	9301      	str	r3, [sp, #4]
 8000712:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2300      	movs	r3, #0
 800071a:	4a2f      	ldr	r2, [pc, #188]	; (80007d8 <main+0x108>)
 800071c:	2100      	movs	r1, #0
 800071e:	2000      	movs	r0, #0
 8000720:	f002 fa8e 	bl	8002c40 <LCD_ShowString>
		
		AHT10_Read();				//读取温湿�??
 8000724:	f001 fe76 	bl	8002414 <AHT10_Read>
		
		LCD_ShowString(0,50,"Humidity:",BLUE,WHITE,32,0);
 8000728:	2300      	movs	r3, #0
 800072a:	9302      	str	r3, [sp, #8]
 800072c:	2320      	movs	r3, #32
 800072e:	9301      	str	r3, [sp, #4]
 8000730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	231f      	movs	r3, #31
 8000738:	4a28      	ldr	r2, [pc, #160]	; (80007dc <main+0x10c>)
 800073a:	2132      	movs	r1, #50	; 0x32
 800073c:	2000      	movs	r0, #0
 800073e:	f002 fa7f 	bl	8002c40 <LCD_ShowString>
		LCD_ShowFloatNum1(100,100,g_relative_humidity,4,BLUE,WHITE,32);
 8000742:	4b27      	ldr	r3, [pc, #156]	; (80007e0 <main+0x110>)
 8000744:	edd3 7a00 	vldr	s15, [r3]
 8000748:	2320      	movs	r3, #32
 800074a:	9301      	str	r3, [sp, #4]
 800074c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000750:	9300      	str	r3, [sp, #0]
 8000752:	231f      	movs	r3, #31
 8000754:	2204      	movs	r2, #4
 8000756:	eeb0 0a67 	vmov.f32	s0, s15
 800075a:	2164      	movs	r1, #100	; 0x64
 800075c:	2064      	movs	r0, #100	; 0x64
 800075e:	f002 fabb 	bl	8002cd8 <LCD_ShowFloatNum1>
		LCD_ShowString(200,100,"%",BLUE,WHITE,32,0);
 8000762:	2300      	movs	r3, #0
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	2320      	movs	r3, #32
 8000768:	9301      	str	r3, [sp, #4]
 800076a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	231f      	movs	r3, #31
 8000772:	4a1c      	ldr	r2, [pc, #112]	; (80007e4 <main+0x114>)
 8000774:	2164      	movs	r1, #100	; 0x64
 8000776:	20c8      	movs	r0, #200	; 0xc8
 8000778:	f002 fa62 	bl	8002c40 <LCD_ShowString>

		LCD_ShowString(0,150,"Temperature:",RED,WHITE,32,0);
 800077c:	2300      	movs	r3, #0
 800077e:	9302      	str	r3, [sp, #8]
 8000780:	2320      	movs	r3, #32
 8000782:	9301      	str	r3, [sp, #4]
 8000784:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800078e:	4a16      	ldr	r2, [pc, #88]	; (80007e8 <main+0x118>)
 8000790:	2196      	movs	r1, #150	; 0x96
 8000792:	2000      	movs	r0, #0
 8000794:	f002 fa54 	bl	8002c40 <LCD_ShowString>
		LCD_ShowFloatNum1(100,200,g_temperature,4,RED,WHITE,32);
 8000798:	4b14      	ldr	r3, [pc, #80]	; (80007ec <main+0x11c>)
 800079a:	edd3 7a00 	vldr	s15, [r3]
 800079e:	2320      	movs	r3, #32
 80007a0:	9301      	str	r3, [sp, #4]
 80007a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80007ac:	2204      	movs	r2, #4
 80007ae:	eeb0 0a67 	vmov.f32	s0, s15
 80007b2:	21c8      	movs	r1, #200	; 0xc8
 80007b4:	2064      	movs	r0, #100	; 0x64
 80007b6:	f002 fa8f 	bl	8002cd8 <LCD_ShowFloatNum1>
		LCD_ShowString(200,200,"C",RED,WHITE,32,0);
 80007ba:	2300      	movs	r3, #0
 80007bc:	9302      	str	r3, [sp, #8]
 80007be:	2320      	movs	r3, #32
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007c6:	9300      	str	r3, [sp, #0]
 80007c8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80007cc:	4a08      	ldr	r2, [pc, #32]	; (80007f0 <main+0x120>)
 80007ce:	21c8      	movs	r1, #200	; 0xc8
 80007d0:	20c8      	movs	r0, #200	; 0xc8
 80007d2:	f002 fa35 	bl	8002c40 <LCD_ShowString>
		LCD_ShowString(0,0,"     SHOW  ",BLACK,WHITE,32,0);		//字符�??
 80007d6:	e798      	b.n	800070a <main+0x3a>
 80007d8:	080030f4 	.word	0x080030f4
 80007dc:	08003100 	.word	0x08003100
 80007e0:	20000038 	.word	0x20000038
 80007e4:	0800310c 	.word	0x0800310c
 80007e8:	08003110 	.word	0x08003110
 80007ec:	2000003c 	.word	0x2000003c
 80007f0:	08003120 	.word	0x08003120

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b094      	sub	sp, #80	; 0x50
 80007f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	f107 0320 	add.w	r3, r7, #32
 80007fe:	2230      	movs	r2, #48	; 0x30
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f002 fc62 	bl	80030cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000818:	2300      	movs	r3, #0
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	4b2b      	ldr	r3, [pc, #172]	; (80008cc <SystemClock_Config+0xd8>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000820:	4a2a      	ldr	r2, [pc, #168]	; (80008cc <SystemClock_Config+0xd8>)
 8000822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000826:	6413      	str	r3, [r2, #64]	; 0x40
 8000828:	4b28      	ldr	r3, [pc, #160]	; (80008cc <SystemClock_Config+0xd8>)
 800082a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000834:	2300      	movs	r3, #0
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	4b25      	ldr	r3, [pc, #148]	; (80008d0 <SystemClock_Config+0xdc>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a24      	ldr	r2, [pc, #144]	; (80008d0 <SystemClock_Config+0xdc>)
 800083e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000842:	6013      	str	r3, [r2, #0]
 8000844:	4b22      	ldr	r3, [pc, #136]	; (80008d0 <SystemClock_Config+0xdc>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000850:	2302      	movs	r3, #2
 8000852:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000854:	2301      	movs	r3, #1
 8000856:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000858:	2310      	movs	r3, #16
 800085a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085c:	2302      	movs	r3, #2
 800085e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000860:	2300      	movs	r3, #0
 8000862:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000864:	2308      	movs	r3, #8
 8000866:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000868:	23b4      	movs	r3, #180	; 0xb4
 800086a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800086c:	2302      	movs	r3, #2
 800086e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000870:	2304      	movs	r3, #4
 8000872:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000874:	f107 0320 	add.w	r3, r7, #32
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fec9 	bl	8001610 <HAL_RCC_OscConfig>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000884:	f000 f826 	bl	80008d4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000888:	f000 fe72 	bl	8001570 <HAL_PWREx_EnableOverDrive>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000892:	f000 f81f 	bl	80008d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000896:	230f      	movs	r3, #15
 8000898:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800089a:	2302      	movs	r3, #2
 800089c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008ae:	f107 030c 	add.w	r3, r7, #12
 80008b2:	2105      	movs	r1, #5
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 f923 	bl	8001b00 <HAL_RCC_ClockConfig>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80008c0:	f000 f808 	bl	80008d4 <Error_Handler>
  }
}
 80008c4:	bf00      	nop
 80008c6:	3750      	adds	r7, #80	; 0x50
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40007000 	.word	0x40007000

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
	...

080008e4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80008e8:	4b17      	ldr	r3, [pc, #92]	; (8000948 <MX_SPI5_Init+0x64>)
 80008ea:	4a18      	ldr	r2, [pc, #96]	; (800094c <MX_SPI5_Init+0x68>)
 80008ec:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <MX_SPI5_Init+0x64>)
 80008f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008f4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80008f6:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_SPI5_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <MX_SPI5_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_SPI5_Init+0x64>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000908:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <MX_SPI5_Init+0x64>)
 800090a:	2200      	movs	r2, #0
 800090c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800090e:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <MX_SPI5_Init+0x64>)
 8000910:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000914:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000916:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <MX_SPI5_Init+0x64>)
 8000918:	2208      	movs	r2, #8
 800091a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800091c:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <MX_SPI5_Init+0x64>)
 800091e:	2200      	movs	r2, #0
 8000920:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000922:	4b09      	ldr	r3, [pc, #36]	; (8000948 <MX_SPI5_Init+0x64>)
 8000924:	2200      	movs	r2, #0
 8000926:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000928:	4b07      	ldr	r3, [pc, #28]	; (8000948 <MX_SPI5_Init+0x64>)
 800092a:	2200      	movs	r2, #0
 800092c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <MX_SPI5_Init+0x64>)
 8000930:	220a      	movs	r2, #10
 8000932:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000934:	4804      	ldr	r0, [pc, #16]	; (8000948 <MX_SPI5_Init+0x64>)
 8000936:	f001 fa9f 	bl	8001e78 <HAL_SPI_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000940:	f7ff ffc8 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20000098 	.word	0x20000098
 800094c:	40015000 	.word	0x40015000

08000950 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	; 0x28
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a28      	ldr	r2, [pc, #160]	; (8000a10 <HAL_SPI_MspInit+0xc0>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d14a      	bne.n	8000a08 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b27      	ldr	r3, [pc, #156]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 8000978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800097a:	4a26      	ldr	r2, [pc, #152]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 800097c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000980:	6453      	str	r3, [r2, #68]	; 0x44
 8000982:	4b24      	ldr	r3, [pc, #144]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 8000984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000986:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a1f      	ldr	r2, [pc, #124]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 8000998:	f043 0320 	orr.w	r3, r3, #32
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b1d      	ldr	r3, [pc, #116]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0320 	and.w	r3, r3, #32
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b19      	ldr	r3, [pc, #100]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a18      	ldr	r2, [pc, #96]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 80009b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b16      	ldr	r3, [pc, #88]	; (8000a14 <HAL_SPI_MspInit+0xc4>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PF9     ------> SPI5_MOSI
    PH6     ------> SPI5_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d0:	2301      	movs	r3, #1
 80009d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d4:	2303      	movs	r3, #3
 80009d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80009d8:	2305      	movs	r3, #5
 80009da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4619      	mov	r1, r3
 80009e2:	480d      	ldr	r0, [pc, #52]	; (8000a18 <HAL_SPI_MspInit+0xc8>)
 80009e4:	f000 fa26 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009e8:	2340      	movs	r3, #64	; 0x40
 80009ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f0:	2301      	movs	r3, #1
 80009f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f4:	2303      	movs	r3, #3
 80009f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80009f8:	2305      	movs	r3, #5
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	4806      	ldr	r0, [pc, #24]	; (8000a1c <HAL_SPI_MspInit+0xcc>)
 8000a04:	f000 fa16 	bl	8000e34 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8000a08:	bf00      	nop
 8000a0a:	3728      	adds	r7, #40	; 0x28
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40015000 	.word	0x40015000
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40021400 	.word	0x40021400
 8000a1c:	40021c00 	.word	0x40021c00

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2e:	4a0f      	ldr	r2, [pc, #60]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a34:	6453      	str	r3, [r2, #68]	; 0x44
 8000a36:	4b0d      	ldr	r3, [pc, #52]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	603b      	str	r3, [r7, #0]
 8000a46:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4a:	4a08      	ldr	r2, [pc, #32]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a50:	6413      	str	r3, [r2, #64]	; 0x40
 8000a52:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	40023800 	.word	0x40023800

08000a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <HardFault_Handler+0x4>

08000a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <MemManage_Handler+0x4>

08000a8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <BusFault_Handler+0x4>

08000a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <UsageFault_Handler+0x4>

08000a96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac4:	f000 f894 	bl	8000bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}

08000acc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ad0:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <SystemInit+0x28>)
 8000ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ad6:	4a07      	ldr	r2, [pc, #28]	; (8000af4 <SystemInit+0x28>)
 8000ad8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000adc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ae0:	4b04      	ldr	r3, [pc, #16]	; (8000af4 <SystemInit+0x28>)
 8000ae2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ae6:	609a      	str	r2, [r3, #8]
#endif
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000af8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b30 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000afc:	480d      	ldr	r0, [pc, #52]	; (8000b34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000afe:	490e      	ldr	r1, [pc, #56]	; (8000b38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b00:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0b      	ldr	r2, [pc, #44]	; (8000b40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b14:	4c0b      	ldr	r4, [pc, #44]	; (8000b44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b22:	f7ff ffd3 	bl	8000acc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b26:	f002 faad 	bl	8003084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b2a:	f7ff fdd1 	bl	80006d0 <main>
  bx  lr    
 8000b2e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000b30:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000b34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b38:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000b3c:	08004efc 	.word	0x08004efc
  ldr r2, =_sbss
 8000b40:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b44:	200000f4 	.word	0x200000f4

08000b48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b48:	e7fe      	b.n	8000b48 <ADC_IRQHandler>
	...

08000b4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b50:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_Init+0x40>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0d      	ldr	r2, [pc, #52]	; (8000b8c <HAL_Init+0x40>)
 8000b56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <HAL_Init+0x40>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <HAL_Init+0x40>)
 8000b62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b68:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <HAL_Init+0x40>)
 8000b6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f000 f90d 	bl	8000d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7a:	200f      	movs	r0, #15
 8000b7c:	f000 f808 	bl	8000b90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b80:	f7ff ff4e 	bl	8000a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023c00 	.word	0x40023c00

08000b90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <HAL_InitTick+0x54>)
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <HAL_InitTick+0x58>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 f917 	bl	8000de2 <HAL_SYSTICK_Config>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e00e      	b.n	8000bdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b0f      	cmp	r3, #15
 8000bc2:	d80a      	bhi.n	8000bda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	6879      	ldr	r1, [r7, #4]
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	f000 f8ed 	bl	8000daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd0:	4a06      	ldr	r2, [pc, #24]	; (8000bec <HAL_InitTick+0x5c>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e000      	b.n	8000bdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000000 	.word	0x20000000
 8000be8:	20000008 	.word	0x20000008
 8000bec:	20000004 	.word	0x20000004

08000bf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_IncTick+0x20>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_IncTick+0x24>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4413      	add	r3, r2
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_IncTick+0x24>)
 8000c02:	6013      	str	r3, [r2, #0]
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	20000008 	.word	0x20000008
 8000c14:	200000f0 	.word	0x200000f0

08000c18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c1c:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <HAL_GetTick+0x14>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	200000f0 	.word	0x200000f0

08000c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c46:	68ba      	ldr	r2, [r7, #8]
 8000c48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c62:	4a04      	ldr	r2, [pc, #16]	; (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	60d3      	str	r3, [r2, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	3714      	adds	r7, #20
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c7c:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <__NVIC_GetPriorityGrouping+0x18>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	0a1b      	lsrs	r3, r3, #8
 8000c82:	f003 0307 	and.w	r3, r3, #7
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	6039      	str	r1, [r7, #0]
 8000c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	db0a      	blt.n	8000cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	b2da      	uxtb	r2, r3
 8000cac:	490c      	ldr	r1, [pc, #48]	; (8000ce0 <__NVIC_SetPriority+0x4c>)
 8000cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb2:	0112      	lsls	r2, r2, #4
 8000cb4:	b2d2      	uxtb	r2, r2
 8000cb6:	440b      	add	r3, r1
 8000cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cbc:	e00a      	b.n	8000cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	4908      	ldr	r1, [pc, #32]	; (8000ce4 <__NVIC_SetPriority+0x50>)
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	f003 030f 	and.w	r3, r3, #15
 8000cca:	3b04      	subs	r3, #4
 8000ccc:	0112      	lsls	r2, r2, #4
 8000cce:	b2d2      	uxtb	r2, r2
 8000cd0:	440b      	add	r3, r1
 8000cd2:	761a      	strb	r2, [r3, #24]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000e100 	.word	0xe000e100
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b089      	sub	sp, #36	; 0x24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	f1c3 0307 	rsb	r3, r3, #7
 8000d02:	2b04      	cmp	r3, #4
 8000d04:	bf28      	it	cs
 8000d06:	2304      	movcs	r3, #4
 8000d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	2b06      	cmp	r3, #6
 8000d10:	d902      	bls.n	8000d18 <NVIC_EncodePriority+0x30>
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	3b03      	subs	r3, #3
 8000d16:	e000      	b.n	8000d1a <NVIC_EncodePriority+0x32>
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43da      	mvns	r2, r3
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d30:	f04f 31ff 	mov.w	r1, #4294967295
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3a:	43d9      	mvns	r1, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d40:	4313      	orrs	r3, r2
         );
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3724      	adds	r7, #36	; 0x24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
	...

08000d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d60:	d301      	bcc.n	8000d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d62:	2301      	movs	r3, #1
 8000d64:	e00f      	b.n	8000d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <SysTick_Config+0x40>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d6e:	210f      	movs	r1, #15
 8000d70:	f04f 30ff 	mov.w	r0, #4294967295
 8000d74:	f7ff ff8e 	bl	8000c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <SysTick_Config+0x40>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7e:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SysTick_Config+0x40>)
 8000d80:	2207      	movs	r2, #7
 8000d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	e000e010 	.word	0xe000e010

08000d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff ff47 	bl	8000c30 <__NVIC_SetPriorityGrouping>
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b086      	sub	sp, #24
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	4603      	mov	r3, r0
 8000db2:	60b9      	str	r1, [r7, #8]
 8000db4:	607a      	str	r2, [r7, #4]
 8000db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dbc:	f7ff ff5c 	bl	8000c78 <__NVIC_GetPriorityGrouping>
 8000dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	68b9      	ldr	r1, [r7, #8]
 8000dc6:	6978      	ldr	r0, [r7, #20]
 8000dc8:	f7ff ff8e 	bl	8000ce8 <NVIC_EncodePriority>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff ff5d 	bl	8000c94 <__NVIC_SetPriority>
}
 8000dda:	bf00      	nop
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff ffb0 	bl	8000d50 <SysTick_Config>
 8000df0:	4603      	mov	r3, r0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b04      	cmp	r3, #4
 8000e08:	d106      	bne.n	8000e18 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a08      	ldr	r2, [pc, #32]	; (8000e30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000e16:	e005      	b.n	8000e24 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000e18:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000e1e:	f023 0304 	bic.w	r3, r3, #4
 8000e22:	6013      	str	r3, [r2, #0]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e010 	.word	0xe000e010

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b089      	sub	sp, #36	; 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
 8000e4e:	e177      	b.n	8001140 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e50:	2201      	movs	r2, #1
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	697a      	ldr	r2, [r7, #20]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	f040 8166 	bne.w	800113a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f003 0303 	and.w	r3, r3, #3
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d005      	beq.n	8000e86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d130      	bne.n	8000ee8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	2203      	movs	r2, #3
 8000e92:	fa02 f303 	lsl.w	r3, r2, r3
 8000e96:	43db      	mvns	r3, r3
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	68da      	ldr	r2, [r3, #12]
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	091b      	lsrs	r3, r3, #4
 8000ed2:	f003 0201 	and.w	r2, r3, #1
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	2b03      	cmp	r3, #3
 8000ef2:	d017      	beq.n	8000f24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2203      	movs	r2, #3
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d123      	bne.n	8000f78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	08da      	lsrs	r2, r3, #3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3208      	adds	r2, #8
 8000f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	220f      	movs	r2, #15
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	691a      	ldr	r2, [r3, #16]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	08da      	lsrs	r2, r3, #3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3208      	adds	r2, #8
 8000f72:	69b9      	ldr	r1, [r7, #24]
 8000f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	2203      	movs	r2, #3
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 0203 	and.w	r2, r3, #3
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f000 80c0 	beq.w	800113a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b66      	ldr	r3, [pc, #408]	; (8001158 <HAL_GPIO_Init+0x324>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc2:	4a65      	ldr	r2, [pc, #404]	; (8001158 <HAL_GPIO_Init+0x324>)
 8000fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fca:	4b63      	ldr	r3, [pc, #396]	; (8001158 <HAL_GPIO_Init+0x324>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fd6:	4a61      	ldr	r2, [pc, #388]	; (800115c <HAL_GPIO_Init+0x328>)
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	089b      	lsrs	r3, r3, #2
 8000fdc:	3302      	adds	r3, #2
 8000fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	220f      	movs	r2, #15
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a58      	ldr	r2, [pc, #352]	; (8001160 <HAL_GPIO_Init+0x32c>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d037      	beq.n	8001072 <HAL_GPIO_Init+0x23e>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a57      	ldr	r2, [pc, #348]	; (8001164 <HAL_GPIO_Init+0x330>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d031      	beq.n	800106e <HAL_GPIO_Init+0x23a>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a56      	ldr	r2, [pc, #344]	; (8001168 <HAL_GPIO_Init+0x334>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d02b      	beq.n	800106a <HAL_GPIO_Init+0x236>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a55      	ldr	r2, [pc, #340]	; (800116c <HAL_GPIO_Init+0x338>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d025      	beq.n	8001066 <HAL_GPIO_Init+0x232>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a54      	ldr	r2, [pc, #336]	; (8001170 <HAL_GPIO_Init+0x33c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d01f      	beq.n	8001062 <HAL_GPIO_Init+0x22e>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a53      	ldr	r2, [pc, #332]	; (8001174 <HAL_GPIO_Init+0x340>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d019      	beq.n	800105e <HAL_GPIO_Init+0x22a>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a52      	ldr	r2, [pc, #328]	; (8001178 <HAL_GPIO_Init+0x344>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d013      	beq.n	800105a <HAL_GPIO_Init+0x226>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a51      	ldr	r2, [pc, #324]	; (800117c <HAL_GPIO_Init+0x348>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d00d      	beq.n	8001056 <HAL_GPIO_Init+0x222>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a50      	ldr	r2, [pc, #320]	; (8001180 <HAL_GPIO_Init+0x34c>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d007      	beq.n	8001052 <HAL_GPIO_Init+0x21e>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a4f      	ldr	r2, [pc, #316]	; (8001184 <HAL_GPIO_Init+0x350>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d101      	bne.n	800104e <HAL_GPIO_Init+0x21a>
 800104a:	2309      	movs	r3, #9
 800104c:	e012      	b.n	8001074 <HAL_GPIO_Init+0x240>
 800104e:	230a      	movs	r3, #10
 8001050:	e010      	b.n	8001074 <HAL_GPIO_Init+0x240>
 8001052:	2308      	movs	r3, #8
 8001054:	e00e      	b.n	8001074 <HAL_GPIO_Init+0x240>
 8001056:	2307      	movs	r3, #7
 8001058:	e00c      	b.n	8001074 <HAL_GPIO_Init+0x240>
 800105a:	2306      	movs	r3, #6
 800105c:	e00a      	b.n	8001074 <HAL_GPIO_Init+0x240>
 800105e:	2305      	movs	r3, #5
 8001060:	e008      	b.n	8001074 <HAL_GPIO_Init+0x240>
 8001062:	2304      	movs	r3, #4
 8001064:	e006      	b.n	8001074 <HAL_GPIO_Init+0x240>
 8001066:	2303      	movs	r3, #3
 8001068:	e004      	b.n	8001074 <HAL_GPIO_Init+0x240>
 800106a:	2302      	movs	r3, #2
 800106c:	e002      	b.n	8001074 <HAL_GPIO_Init+0x240>
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <HAL_GPIO_Init+0x240>
 8001072:	2300      	movs	r3, #0
 8001074:	69fa      	ldr	r2, [r7, #28]
 8001076:	f002 0203 	and.w	r2, r2, #3
 800107a:	0092      	lsls	r2, r2, #2
 800107c:	4093      	lsls	r3, r2
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001084:	4935      	ldr	r1, [pc, #212]	; (800115c <HAL_GPIO_Init+0x328>)
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001092:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <HAL_GPIO_Init+0x354>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b6:	4a34      	ldr	r2, [pc, #208]	; (8001188 <HAL_GPIO_Init+0x354>)
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010bc:	4b32      	ldr	r3, [pc, #200]	; (8001188 <HAL_GPIO_Init+0x354>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d003      	beq.n	80010e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010e0:	4a29      	ldr	r2, [pc, #164]	; (8001188 <HAL_GPIO_Init+0x354>)
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010e6:	4b28      	ldr	r3, [pc, #160]	; (8001188 <HAL_GPIO_Init+0x354>)
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4013      	ands	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d003      	beq.n	800110a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4313      	orrs	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800110a:	4a1f      	ldr	r2, [pc, #124]	; (8001188 <HAL_GPIO_Init+0x354>)
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <HAL_GPIO_Init+0x354>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001134:	4a14      	ldr	r2, [pc, #80]	; (8001188 <HAL_GPIO_Init+0x354>)
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3301      	adds	r3, #1
 800113e:	61fb      	str	r3, [r7, #28]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	f67f ae84 	bls.w	8000e50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	3724      	adds	r7, #36	; 0x24
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40023800 	.word	0x40023800
 800115c:	40013800 	.word	0x40013800
 8001160:	40020000 	.word	0x40020000
 8001164:	40020400 	.word	0x40020400
 8001168:	40020800 	.word	0x40020800
 800116c:	40020c00 	.word	0x40020c00
 8001170:	40021000 	.word	0x40021000
 8001174:	40021400 	.word	0x40021400
 8001178:	40021800 	.word	0x40021800
 800117c:	40021c00 	.word	0x40021c00
 8001180:	40022000 	.word	0x40022000
 8001184:	40022400 	.word	0x40022400
 8001188:	40013c00 	.word	0x40013c00

0800118c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	691a      	ldr	r2, [r3, #16]
 800119c:	887b      	ldrh	r3, [r7, #2]
 800119e:	4013      	ands	r3, r2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011a4:	2301      	movs	r3, #1
 80011a6:	73fb      	strb	r3, [r7, #15]
 80011a8:	e001      	b.n	80011ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011aa:	2300      	movs	r3, #0
 80011ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	807b      	strh	r3, [r7, #2]
 80011c8:	4613      	mov	r3, r2
 80011ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011cc:	787b      	ldrb	r3, [r7, #1]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011d2:	887a      	ldrh	r2, [r7, #2]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d8:	e003      	b.n	80011e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	041a      	lsls	r2, r3, #16
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	619a      	str	r2, [r3, #24]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e12b      	b.n	800145a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d106      	bne.n	800121c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fa12 	bl	8000640 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2224      	movs	r2, #36	; 0x24
 8001220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f022 0201 	bic.w	r2, r2, #1
 8001232:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001242:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001252:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001254:	f000 fdfc 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 8001258:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	4a81      	ldr	r2, [pc, #516]	; (8001464 <HAL_I2C_Init+0x274>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d807      	bhi.n	8001274 <HAL_I2C_Init+0x84>
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4a80      	ldr	r2, [pc, #512]	; (8001468 <HAL_I2C_Init+0x278>)
 8001268:	4293      	cmp	r3, r2
 800126a:	bf94      	ite	ls
 800126c:	2301      	movls	r3, #1
 800126e:	2300      	movhi	r3, #0
 8001270:	b2db      	uxtb	r3, r3
 8001272:	e006      	b.n	8001282 <HAL_I2C_Init+0x92>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4a7d      	ldr	r2, [pc, #500]	; (800146c <HAL_I2C_Init+0x27c>)
 8001278:	4293      	cmp	r3, r2
 800127a:	bf94      	ite	ls
 800127c:	2301      	movls	r3, #1
 800127e:	2300      	movhi	r3, #0
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e0e7      	b.n	800145a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4a78      	ldr	r2, [pc, #480]	; (8001470 <HAL_I2C_Init+0x280>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	0c9b      	lsrs	r3, r3, #18
 8001294:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	430a      	orrs	r2, r1
 80012a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4a6a      	ldr	r2, [pc, #424]	; (8001464 <HAL_I2C_Init+0x274>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d802      	bhi.n	80012c4 <HAL_I2C_Init+0xd4>
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	3301      	adds	r3, #1
 80012c2:	e009      	b.n	80012d8 <HAL_I2C_Init+0xe8>
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4a69      	ldr	r2, [pc, #420]	; (8001474 <HAL_I2C_Init+0x284>)
 80012d0:	fba2 2303 	umull	r2, r3, r2, r3
 80012d4:	099b      	lsrs	r3, r3, #6
 80012d6:	3301      	adds	r3, #1
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	430b      	orrs	r3, r1
 80012de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80012ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	495c      	ldr	r1, [pc, #368]	; (8001464 <HAL_I2C_Init+0x274>)
 80012f4:	428b      	cmp	r3, r1
 80012f6:	d819      	bhi.n	800132c <HAL_I2C_Init+0x13c>
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	1e59      	subs	r1, r3, #1
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	fbb1 f3f3 	udiv	r3, r1, r3
 8001306:	1c59      	adds	r1, r3, #1
 8001308:	f640 73fc 	movw	r3, #4092	; 0xffc
 800130c:	400b      	ands	r3, r1
 800130e:	2b00      	cmp	r3, #0
 8001310:	d00a      	beq.n	8001328 <HAL_I2C_Init+0x138>
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	1e59      	subs	r1, r3, #1
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001320:	3301      	adds	r3, #1
 8001322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001326:	e051      	b.n	80013cc <HAL_I2C_Init+0x1dc>
 8001328:	2304      	movs	r3, #4
 800132a:	e04f      	b.n	80013cc <HAL_I2C_Init+0x1dc>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d111      	bne.n	8001358 <HAL_I2C_Init+0x168>
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	1e58      	subs	r0, r3, #1
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6859      	ldr	r1, [r3, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	440b      	add	r3, r1
 8001342:	fbb0 f3f3 	udiv	r3, r0, r3
 8001346:	3301      	adds	r3, #1
 8001348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800134c:	2b00      	cmp	r3, #0
 800134e:	bf0c      	ite	eq
 8001350:	2301      	moveq	r3, #1
 8001352:	2300      	movne	r3, #0
 8001354:	b2db      	uxtb	r3, r3
 8001356:	e012      	b.n	800137e <HAL_I2C_Init+0x18e>
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	1e58      	subs	r0, r3, #1
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6859      	ldr	r1, [r3, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	440b      	add	r3, r1
 8001366:	0099      	lsls	r1, r3, #2
 8001368:	440b      	add	r3, r1
 800136a:	fbb0 f3f3 	udiv	r3, r0, r3
 800136e:	3301      	adds	r3, #1
 8001370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001374:	2b00      	cmp	r3, #0
 8001376:	bf0c      	ite	eq
 8001378:	2301      	moveq	r3, #1
 800137a:	2300      	movne	r3, #0
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <HAL_I2C_Init+0x196>
 8001382:	2301      	movs	r3, #1
 8001384:	e022      	b.n	80013cc <HAL_I2C_Init+0x1dc>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10e      	bne.n	80013ac <HAL_I2C_Init+0x1bc>
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	1e58      	subs	r0, r3, #1
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6859      	ldr	r1, [r3, #4]
 8001396:	460b      	mov	r3, r1
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	440b      	add	r3, r1
 800139c:	fbb0 f3f3 	udiv	r3, r0, r3
 80013a0:	3301      	adds	r3, #1
 80013a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013aa:	e00f      	b.n	80013cc <HAL_I2C_Init+0x1dc>
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	1e58      	subs	r0, r3, #1
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6859      	ldr	r1, [r3, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	440b      	add	r3, r1
 80013ba:	0099      	lsls	r1, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	fbb0 f3f3 	udiv	r3, r0, r3
 80013c2:	3301      	adds	r3, #1
 80013c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013cc:	6879      	ldr	r1, [r7, #4]
 80013ce:	6809      	ldr	r1, [r1, #0]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69da      	ldr	r2, [r3, #28]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a1b      	ldr	r3, [r3, #32]
 80013e6:	431a      	orrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80013fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	6911      	ldr	r1, [r2, #16]
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	68d2      	ldr	r2, [r2, #12]
 8001406:	4311      	orrs	r1, r2
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6812      	ldr	r2, [r2, #0]
 800140c:	430b      	orrs	r3, r1
 800140e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	695a      	ldr	r2, [r3, #20]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	431a      	orrs	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	430a      	orrs	r2, r1
 800142a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 0201 	orr.w	r2, r2, #1
 800143a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2220      	movs	r2, #32
 8001446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	000186a0 	.word	0x000186a0
 8001468:	001e847f 	.word	0x001e847f
 800146c:	003d08ff 	.word	0x003d08ff
 8001470:	431bde83 	.word	0x431bde83
 8001474:	10624dd3 	.word	0x10624dd3

08001478 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b20      	cmp	r3, #32
 800148c:	d129      	bne.n	80014e2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2224      	movs	r2, #36	; 0x24
 8001492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f022 0201 	bic.w	r2, r2, #1
 80014a4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f022 0210 	bic.w	r2, r2, #16
 80014b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	683a      	ldr	r2, [r7, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f042 0201 	orr.w	r2, r2, #1
 80014d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2220      	movs	r2, #32
 80014da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	e000      	b.n	80014e4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80014e2:	2302      	movs	r3, #2
  }
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b20      	cmp	r3, #32
 8001508:	d12a      	bne.n	8001560 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2224      	movs	r2, #36	; 0x24
 800150e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f022 0201 	bic.w	r2, r2, #1
 8001520:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001528:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800152a:	89fb      	ldrh	r3, [r7, #14]
 800152c:	f023 030f 	bic.w	r3, r3, #15
 8001530:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b29a      	uxth	r2, r3
 8001536:	89fb      	ldrh	r3, [r7, #14]
 8001538:	4313      	orrs	r3, r2
 800153a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	89fa      	ldrh	r2, [r7, #14]
 8001542:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f042 0201 	orr.w	r2, r2, #1
 8001552:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2220      	movs	r2, #32
 8001558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800155c:	2300      	movs	r3, #0
 800155e:	e000      	b.n	8001562 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8001560:	2302      	movs	r3, #2
  }
}
 8001562:	4618      	mov	r0, r3
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
	...

08001570 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	603b      	str	r3, [r7, #0]
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <HAL_PWREx_EnableOverDrive+0x90>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001582:	4a1f      	ldr	r2, [pc, #124]	; (8001600 <HAL_PWREx_EnableOverDrive+0x90>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001588:	6413      	str	r3, [r2, #64]	; 0x40
 800158a:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <HAL_PWREx_EnableOverDrive+0x90>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001596:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <HAL_PWREx_EnableOverDrive+0x94>)
 8001598:	2201      	movs	r2, #1
 800159a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800159c:	f7ff fb3c 	bl	8000c18 <HAL_GetTick>
 80015a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80015a2:	e009      	b.n	80015b8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80015a4:	f7ff fb38 	bl	8000c18 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015b2:	d901      	bls.n	80015b8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e01f      	b.n	80015f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80015b8:	4b13      	ldr	r3, [pc, #76]	; (8001608 <HAL_PWREx_EnableOverDrive+0x98>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015c4:	d1ee      	bne.n	80015a4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <HAL_PWREx_EnableOverDrive+0x9c>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015cc:	f7ff fb24 	bl	8000c18 <HAL_GetTick>
 80015d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80015d2:	e009      	b.n	80015e8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80015d4:	f7ff fb20 	bl	8000c18 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015e2:	d901      	bls.n	80015e8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e007      	b.n	80015f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <HAL_PWREx_EnableOverDrive+0x98>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80015f4:	d1ee      	bne.n	80015d4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40023800 	.word	0x40023800
 8001604:	420e0040 	.word	0x420e0040
 8001608:	40007000 	.word	0x40007000
 800160c:	420e0044 	.word	0x420e0044

08001610 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e264      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	2b00      	cmp	r3, #0
 800162c:	d075      	beq.n	800171a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800162e:	4ba3      	ldr	r3, [pc, #652]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b04      	cmp	r3, #4
 8001638:	d00c      	beq.n	8001654 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800163a:	4ba0      	ldr	r3, [pc, #640]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001642:	2b08      	cmp	r3, #8
 8001644:	d112      	bne.n	800166c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001646:	4b9d      	ldr	r3, [pc, #628]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800164e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001652:	d10b      	bne.n	800166c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001654:	4b99      	ldr	r3, [pc, #612]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d05b      	beq.n	8001718 <HAL_RCC_OscConfig+0x108>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d157      	bne.n	8001718 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e23f      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001674:	d106      	bne.n	8001684 <HAL_RCC_OscConfig+0x74>
 8001676:	4b91      	ldr	r3, [pc, #580]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a90      	ldr	r2, [pc, #576]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 800167c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e01d      	b.n	80016c0 <HAL_RCC_OscConfig+0xb0>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800168c:	d10c      	bne.n	80016a8 <HAL_RCC_OscConfig+0x98>
 800168e:	4b8b      	ldr	r3, [pc, #556]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a8a      	ldr	r2, [pc, #552]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	4b88      	ldr	r3, [pc, #544]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a87      	ldr	r2, [pc, #540]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80016a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	e00b      	b.n	80016c0 <HAL_RCC_OscConfig+0xb0>
 80016a8:	4b84      	ldr	r3, [pc, #528]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a83      	ldr	r2, [pc, #524]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80016ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b81      	ldr	r3, [pc, #516]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a80      	ldr	r2, [pc, #512]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80016ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d013      	beq.n	80016f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff faa6 	bl	8000c18 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d0:	f7ff faa2 	bl	8000c18 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	; 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e204      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	4b76      	ldr	r3, [pc, #472]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0xc0>
 80016ee:	e014      	b.n	800171a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fa92 	bl	8000c18 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016f8:	f7ff fa8e 	bl	8000c18 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b64      	cmp	r3, #100	; 0x64
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e1f0      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170a:	4b6c      	ldr	r3, [pc, #432]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0xe8>
 8001716:	e000      	b.n	800171a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d063      	beq.n	80017ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001726:	4b65      	ldr	r3, [pc, #404]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f003 030c 	and.w	r3, r3, #12
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00b      	beq.n	800174a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001732:	4b62      	ldr	r3, [pc, #392]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800173a:	2b08      	cmp	r3, #8
 800173c:	d11c      	bne.n	8001778 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800173e:	4b5f      	ldr	r3, [pc, #380]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d116      	bne.n	8001778 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174a:	4b5c      	ldr	r3, [pc, #368]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d005      	beq.n	8001762 <HAL_RCC_OscConfig+0x152>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d001      	beq.n	8001762 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e1c4      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	4b56      	ldr	r3, [pc, #344]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4952      	ldr	r1, [pc, #328]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001776:	e03a      	b.n	80017ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d020      	beq.n	80017c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001780:	4b4f      	ldr	r3, [pc, #316]	; (80018c0 <HAL_RCC_OscConfig+0x2b0>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001786:	f7ff fa47 	bl	8000c18 <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800178e:	f7ff fa43 	bl	8000c18 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e1a5      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a0:	4b46      	ldr	r3, [pc, #280]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ac:	4b43      	ldr	r3, [pc, #268]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	4940      	ldr	r1, [pc, #256]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
 80017c0:	e015      	b.n	80017ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c2:	4b3f      	ldr	r3, [pc, #252]	; (80018c0 <HAL_RCC_OscConfig+0x2b0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c8:	f7ff fa26 	bl	8000c18 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017d0:	f7ff fa22 	bl	8000c18 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e184      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e2:	4b36      	ldr	r3, [pc, #216]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d030      	beq.n	800185c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d016      	beq.n	8001830 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001802:	4b30      	ldr	r3, [pc, #192]	; (80018c4 <HAL_RCC_OscConfig+0x2b4>)
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001808:	f7ff fa06 	bl	8000c18 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001810:	f7ff fa02 	bl	8000c18 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e164      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001822:	4b26      	ldr	r3, [pc, #152]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0f0      	beq.n	8001810 <HAL_RCC_OscConfig+0x200>
 800182e:	e015      	b.n	800185c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001830:	4b24      	ldr	r3, [pc, #144]	; (80018c4 <HAL_RCC_OscConfig+0x2b4>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001836:	f7ff f9ef 	bl	8000c18 <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800183e:	f7ff f9eb 	bl	8000c18 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e14d      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001850:	4b1a      	ldr	r3, [pc, #104]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f0      	bne.n	800183e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	f000 80a0 	beq.w	80019aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800186a:	2300      	movs	r3, #0
 800186c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10f      	bne.n	800189a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001882:	4a0e      	ldr	r2, [pc, #56]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 8001884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001888:	6413      	str	r3, [r2, #64]	; 0x40
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <HAL_RCC_OscConfig+0x2ac>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001896:	2301      	movs	r3, #1
 8001898:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189a:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <HAL_RCC_OscConfig+0x2b8>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d121      	bne.n	80018ea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018a6:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <HAL_RCC_OscConfig+0x2b8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <HAL_RCC_OscConfig+0x2b8>)
 80018ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018b2:	f7ff f9b1 	bl	8000c18 <HAL_GetTick>
 80018b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b8:	e011      	b.n	80018de <HAL_RCC_OscConfig+0x2ce>
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800
 80018c0:	42470000 	.word	0x42470000
 80018c4:	42470e80 	.word	0x42470e80
 80018c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018cc:	f7ff f9a4 	bl	8000c18 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e106      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018de:	4b85      	ldr	r3, [pc, #532]	; (8001af4 <HAL_RCC_OscConfig+0x4e4>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0f0      	beq.n	80018cc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d106      	bne.n	8001900 <HAL_RCC_OscConfig+0x2f0>
 80018f2:	4b81      	ldr	r3, [pc, #516]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 80018f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f6:	4a80      	ldr	r2, [pc, #512]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6713      	str	r3, [r2, #112]	; 0x70
 80018fe:	e01c      	b.n	800193a <HAL_RCC_OscConfig+0x32a>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	2b05      	cmp	r3, #5
 8001906:	d10c      	bne.n	8001922 <HAL_RCC_OscConfig+0x312>
 8001908:	4b7b      	ldr	r3, [pc, #492]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 800190a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190c:	4a7a      	ldr	r2, [pc, #488]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	6713      	str	r3, [r2, #112]	; 0x70
 8001914:	4b78      	ldr	r3, [pc, #480]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001918:	4a77      	ldr	r2, [pc, #476]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 800191a:	f043 0301 	orr.w	r3, r3, #1
 800191e:	6713      	str	r3, [r2, #112]	; 0x70
 8001920:	e00b      	b.n	800193a <HAL_RCC_OscConfig+0x32a>
 8001922:	4b75      	ldr	r3, [pc, #468]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001926:	4a74      	ldr	r2, [pc, #464]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001928:	f023 0301 	bic.w	r3, r3, #1
 800192c:	6713      	str	r3, [r2, #112]	; 0x70
 800192e:	4b72      	ldr	r3, [pc, #456]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001932:	4a71      	ldr	r2, [pc, #452]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001934:	f023 0304 	bic.w	r3, r3, #4
 8001938:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d015      	beq.n	800196e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001942:	f7ff f969 	bl	8000c18 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001948:	e00a      	b.n	8001960 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800194a:	f7ff f965 	bl	8000c18 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	f241 3288 	movw	r2, #5000	; 0x1388
 8001958:	4293      	cmp	r3, r2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e0c5      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001960:	4b65      	ldr	r3, [pc, #404]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001964:	f003 0302 	and.w	r3, r3, #2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d0ee      	beq.n	800194a <HAL_RCC_OscConfig+0x33a>
 800196c:	e014      	b.n	8001998 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196e:	f7ff f953 	bl	8000c18 <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001974:	e00a      	b.n	800198c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001976:	f7ff f94f 	bl	8000c18 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	f241 3288 	movw	r2, #5000	; 0x1388
 8001984:	4293      	cmp	r3, r2
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e0af      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800198c:	4b5a      	ldr	r3, [pc, #360]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 800198e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1ee      	bne.n	8001976 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001998:	7dfb      	ldrb	r3, [r7, #23]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d105      	bne.n	80019aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800199e:	4b56      	ldr	r3, [pc, #344]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	4a55      	ldr	r2, [pc, #340]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 80019a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f000 809b 	beq.w	8001aea <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019b4:	4b50      	ldr	r3, [pc, #320]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 030c 	and.w	r3, r3, #12
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d05c      	beq.n	8001a7a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d141      	bne.n	8001a4c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c8:	4b4c      	ldr	r3, [pc, #304]	; (8001afc <HAL_RCC_OscConfig+0x4ec>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ce:	f7ff f923 	bl	8000c18 <HAL_GetTick>
 80019d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d6:	f7ff f91f 	bl	8000c18 <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e081      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e8:	4b43      	ldr	r3, [pc, #268]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f0      	bne.n	80019d6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	69da      	ldr	r2, [r3, #28]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	431a      	orrs	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a02:	019b      	lsls	r3, r3, #6
 8001a04:	431a      	orrs	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0a:	085b      	lsrs	r3, r3, #1
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	041b      	lsls	r3, r3, #16
 8001a10:	431a      	orrs	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a16:	061b      	lsls	r3, r3, #24
 8001a18:	4937      	ldr	r1, [pc, #220]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a1e:	4b37      	ldr	r3, [pc, #220]	; (8001afc <HAL_RCC_OscConfig+0x4ec>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a24:	f7ff f8f8 	bl	8000c18 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a2c:	f7ff f8f4 	bl	8000c18 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e056      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0x41c>
 8001a4a:	e04e      	b.n	8001aea <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	; (8001afc <HAL_RCC_OscConfig+0x4ec>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff f8e1 	bl	8000c18 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff f8dd 	bl	8000c18 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e03f      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a6c:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1f0      	bne.n	8001a5a <HAL_RCC_OscConfig+0x44a>
 8001a78:	e037      	b.n	8001aea <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d101      	bne.n	8001a86 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e032      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a86:	4b1c      	ldr	r3, [pc, #112]	; (8001af8 <HAL_RCC_OscConfig+0x4e8>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d028      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d121      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d11a      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001abc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d111      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001acc:	085b      	lsrs	r3, r3, #1
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d107      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d001      	beq.n	8001aea <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40007000 	.word	0x40007000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	42470060 	.word	0x42470060

08001b00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e0cc      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b14:	4b68      	ldr	r3, [pc, #416]	; (8001cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 030f 	and.w	r3, r3, #15
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d90c      	bls.n	8001b3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b22:	4b65      	ldr	r3, [pc, #404]	; (8001cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b2a:	4b63      	ldr	r3, [pc, #396]	; (8001cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 030f 	and.w	r3, r3, #15
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e0b8      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d020      	beq.n	8001b8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d005      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b54:	4b59      	ldr	r3, [pc, #356]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	4a58      	ldr	r2, [pc, #352]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0308 	and.w	r3, r3, #8
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d005      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b6c:	4b53      	ldr	r3, [pc, #332]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	4a52      	ldr	r2, [pc, #328]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b78:	4b50      	ldr	r3, [pc, #320]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	494d      	ldr	r1, [pc, #308]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b86:	4313      	orrs	r3, r2
 8001b88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d044      	beq.n	8001c20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d107      	bne.n	8001bae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9e:	4b47      	ldr	r3, [pc, #284]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d119      	bne.n	8001bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e07f      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d003      	beq.n	8001bbe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bba:	2b03      	cmp	r3, #3
 8001bbc:	d107      	bne.n	8001bce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bbe:	4b3f      	ldr	r3, [pc, #252]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d109      	bne.n	8001bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e06f      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bce:	4b3b      	ldr	r3, [pc, #236]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e067      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bde:	4b37      	ldr	r3, [pc, #220]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f023 0203 	bic.w	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	4934      	ldr	r1, [pc, #208]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf0:	f7ff f812 	bl	8000c18 <HAL_GetTick>
 8001bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf6:	e00a      	b.n	8001c0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf8:	f7ff f80e 	bl	8000c18 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e04f      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0e:	4b2b      	ldr	r3, [pc, #172]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f003 020c 	and.w	r2, r3, #12
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d1eb      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c20:	4b25      	ldr	r3, [pc, #148]	; (8001cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 030f 	and.w	r3, r3, #15
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d20c      	bcs.n	8001c48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2e:	4b22      	ldr	r3, [pc, #136]	; (8001cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c36:	4b20      	ldr	r3, [pc, #128]	; (8001cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d001      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e032      	b.n	8001cae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c54:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	4916      	ldr	r1, [pc, #88]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d009      	beq.n	8001c86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c72:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	490e      	ldr	r1, [pc, #56]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c86:	f000 f821 	bl	8001ccc <HAL_RCC_GetSysClockFreq>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_RCC_ClockConfig+0x1bc>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	490a      	ldr	r1, [pc, #40]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c98:	5ccb      	ldrb	r3, [r1, r3]
 8001c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9e:	4a09      	ldr	r2, [pc, #36]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe ff72 	bl	8000b90 <HAL_InitTick>

  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40023c00 	.word	0x40023c00
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	08003124 	.word	0x08003124
 8001cc4:	20000000 	.word	0x20000000
 8001cc8:	20000004 	.word	0x20000004

08001ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ccc:	b5b0      	push	{r4, r5, r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	6079      	str	r1, [r7, #4]
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	60f9      	str	r1, [r7, #12]
 8001cda:	2100      	movs	r1, #0
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001cde:	2100      	movs	r1, #0
 8001ce0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ce2:	4952      	ldr	r1, [pc, #328]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x160>)
 8001ce4:	6889      	ldr	r1, [r1, #8]
 8001ce6:	f001 010c 	and.w	r1, r1, #12
 8001cea:	2908      	cmp	r1, #8
 8001cec:	d00d      	beq.n	8001d0a <HAL_RCC_GetSysClockFreq+0x3e>
 8001cee:	2908      	cmp	r1, #8
 8001cf0:	f200 8094 	bhi.w	8001e1c <HAL_RCC_GetSysClockFreq+0x150>
 8001cf4:	2900      	cmp	r1, #0
 8001cf6:	d002      	beq.n	8001cfe <HAL_RCC_GetSysClockFreq+0x32>
 8001cf8:	2904      	cmp	r1, #4
 8001cfa:	d003      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0x38>
 8001cfc:	e08e      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cfe:	4b4c      	ldr	r3, [pc, #304]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x164>)
 8001d00:	60bb      	str	r3, [r7, #8]
       break;
 8001d02:	e08e      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d04:	4b4b      	ldr	r3, [pc, #300]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d06:	60bb      	str	r3, [r7, #8]
      break;
 8001d08:	e08b      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d0a:	4948      	ldr	r1, [pc, #288]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x160>)
 8001d0c:	6849      	ldr	r1, [r1, #4]
 8001d0e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001d12:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d14:	4945      	ldr	r1, [pc, #276]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x160>)
 8001d16:	6849      	ldr	r1, [r1, #4]
 8001d18:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001d1c:	2900      	cmp	r1, #0
 8001d1e:	d024      	beq.n	8001d6a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d20:	4942      	ldr	r1, [pc, #264]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x160>)
 8001d22:	6849      	ldr	r1, [r1, #4]
 8001d24:	0989      	lsrs	r1, r1, #6
 8001d26:	4608      	mov	r0, r1
 8001d28:	f04f 0100 	mov.w	r1, #0
 8001d2c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001d30:	f04f 0500 	mov.w	r5, #0
 8001d34:	ea00 0204 	and.w	r2, r0, r4
 8001d38:	ea01 0305 	and.w	r3, r1, r5
 8001d3c:	493d      	ldr	r1, [pc, #244]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d3e:	fb01 f003 	mul.w	r0, r1, r3
 8001d42:	2100      	movs	r1, #0
 8001d44:	fb01 f102 	mul.w	r1, r1, r2
 8001d48:	1844      	adds	r4, r0, r1
 8001d4a:	493a      	ldr	r1, [pc, #232]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d4c:	fba2 0101 	umull	r0, r1, r2, r1
 8001d50:	1863      	adds	r3, r4, r1
 8001d52:	4619      	mov	r1, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	461a      	mov	r2, r3
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	f7fe fa46 	bl	80001ec <__aeabi_uldivmod>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4613      	mov	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	e04a      	b.n	8001e00 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6a:	4b30      	ldr	r3, [pc, #192]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x160>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	099b      	lsrs	r3, r3, #6
 8001d70:	461a      	mov	r2, r3
 8001d72:	f04f 0300 	mov.w	r3, #0
 8001d76:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001d7a:	f04f 0100 	mov.w	r1, #0
 8001d7e:	ea02 0400 	and.w	r4, r2, r0
 8001d82:	ea03 0501 	and.w	r5, r3, r1
 8001d86:	4620      	mov	r0, r4
 8001d88:	4629      	mov	r1, r5
 8001d8a:	f04f 0200 	mov.w	r2, #0
 8001d8e:	f04f 0300 	mov.w	r3, #0
 8001d92:	014b      	lsls	r3, r1, #5
 8001d94:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d98:	0142      	lsls	r2, r0, #5
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	1b00      	subs	r0, r0, r4
 8001da0:	eb61 0105 	sbc.w	r1, r1, r5
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	018b      	lsls	r3, r1, #6
 8001dae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001db2:	0182      	lsls	r2, r0, #6
 8001db4:	1a12      	subs	r2, r2, r0
 8001db6:	eb63 0301 	sbc.w	r3, r3, r1
 8001dba:	f04f 0000 	mov.w	r0, #0
 8001dbe:	f04f 0100 	mov.w	r1, #0
 8001dc2:	00d9      	lsls	r1, r3, #3
 8001dc4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001dc8:	00d0      	lsls	r0, r2, #3
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	1912      	adds	r2, r2, r4
 8001dd0:	eb45 0303 	adc.w	r3, r5, r3
 8001dd4:	f04f 0000 	mov.w	r0, #0
 8001dd8:	f04f 0100 	mov.w	r1, #0
 8001ddc:	0299      	lsls	r1, r3, #10
 8001dde:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001de2:	0290      	lsls	r0, r2, #10
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4610      	mov	r0, r2
 8001dea:	4619      	mov	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	461a      	mov	r2, r3
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	f7fe f9fa 	bl	80001ec <__aeabi_uldivmod>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e00:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x160>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	0c1b      	lsrs	r3, r3, #16
 8001e06:	f003 0303 	and.w	r3, r3, #3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e18:	60bb      	str	r3, [r7, #8]
      break;
 8001e1a:	e002      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x164>)
 8001e1e:	60bb      	str	r3, [r7, #8]
      break;
 8001e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e22:	68bb      	ldr	r3, [r7, #8]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	00f42400 	.word	0x00f42400
 8001e34:	017d7840 	.word	0x017d7840

08001e38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e3c:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	20000000 	.word	0x20000000

08001e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e54:	f7ff fff0 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	0a9b      	lsrs	r3, r3, #10
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	4903      	ldr	r1, [pc, #12]	; (8001e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e66:	5ccb      	ldrb	r3, [r1, r3]
 8001e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40023800 	.word	0x40023800
 8001e74:	08003134 	.word	0x08003134

08001e78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e07b      	b.n	8001f82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d108      	bne.n	8001ea4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e9a:	d009      	beq.n	8001eb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	61da      	str	r2, [r3, #28]
 8001ea2:	e005      	b.n	8001eb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d106      	bne.n	8001ed0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7fe fd40 	bl	8000950 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2202      	movs	r2, #2
 8001ed4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ee6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	431a      	orrs	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	431a      	orrs	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f34:	ea42 0103 	orr.w	r1, r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	430a      	orrs	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	0c1b      	lsrs	r3, r3, #16
 8001f4e:	f003 0104 	and.w	r1, r3, #4
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f56:	f003 0210 	and.w	r2, r3, #16
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	69da      	ldr	r2, [r3, #28]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b088      	sub	sp, #32
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	603b      	str	r3, [r7, #0]
 8001f96:	4613      	mov	r3, r2
 8001f98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d101      	bne.n	8001fac <HAL_SPI_Transmit+0x22>
 8001fa8:	2302      	movs	r3, #2
 8001faa:	e126      	b.n	80021fa <HAL_SPI_Transmit+0x270>
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001fb4:	f7fe fe30 	bl	8000c18 <HAL_GetTick>
 8001fb8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d002      	beq.n	8001fd0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001fce:	e10b      	b.n	80021e8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d002      	beq.n	8001fdc <HAL_SPI_Transmit+0x52>
 8001fd6:	88fb      	ldrh	r3, [r7, #6]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001fe0:	e102      	b.n	80021e8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	88fa      	ldrh	r2, [r7, #6]
 8001ffa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	88fa      	ldrh	r2, [r7, #6]
 8002000:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002028:	d10f      	bne.n	800204a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002038:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002048:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002054:	2b40      	cmp	r3, #64	; 0x40
 8002056:	d007      	beq.n	8002068 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002070:	d14b      	bne.n	800210a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d002      	beq.n	8002080 <HAL_SPI_Transmit+0xf6>
 800207a:	8afb      	ldrh	r3, [r7, #22]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d13e      	bne.n	80020fe <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	881a      	ldrh	r2, [r3, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	1c9a      	adds	r2, r3, #2
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800209a:	b29b      	uxth	r3, r3
 800209c:	3b01      	subs	r3, #1
 800209e:	b29a      	uxth	r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80020a4:	e02b      	b.n	80020fe <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d112      	bne.n	80020da <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b8:	881a      	ldrh	r2, [r3, #0]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c4:	1c9a      	adds	r2, r3, #2
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	3b01      	subs	r3, #1
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	86da      	strh	r2, [r3, #54]	; 0x36
 80020d8:	e011      	b.n	80020fe <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80020da:	f7fe fd9d 	bl	8000c18 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d803      	bhi.n	80020f2 <HAL_SPI_Transmit+0x168>
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f0:	d102      	bne.n	80020f8 <HAL_SPI_Transmit+0x16e>
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80020fc:	e074      	b.n	80021e8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002102:	b29b      	uxth	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1ce      	bne.n	80020a6 <HAL_SPI_Transmit+0x11c>
 8002108:	e04c      	b.n	80021a4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d002      	beq.n	8002118 <HAL_SPI_Transmit+0x18e>
 8002112:	8afb      	ldrh	r3, [r7, #22]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d140      	bne.n	800219a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	330c      	adds	r3, #12
 8002122:	7812      	ldrb	r2, [r2, #0]
 8002124:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	1c5a      	adds	r2, r3, #1
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002134:	b29b      	uxth	r3, r3
 8002136:	3b01      	subs	r3, #1
 8002138:	b29a      	uxth	r2, r3
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800213e:	e02c      	b.n	800219a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b02      	cmp	r3, #2
 800214c:	d113      	bne.n	8002176 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	330c      	adds	r3, #12
 8002158:	7812      	ldrb	r2, [r2, #0]
 800215a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800216a:	b29b      	uxth	r3, r3
 800216c:	3b01      	subs	r3, #1
 800216e:	b29a      	uxth	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	86da      	strh	r2, [r3, #54]	; 0x36
 8002174:	e011      	b.n	800219a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002176:	f7fe fd4f 	bl	8000c18 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d803      	bhi.n	800218e <HAL_SPI_Transmit+0x204>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218c:	d102      	bne.n	8002194 <HAL_SPI_Transmit+0x20a>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002198:	e026      	b.n	80021e8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800219e:	b29b      	uxth	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1cd      	bne.n	8002140 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	6839      	ldr	r1, [r7, #0]
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 f8b3 	bl	8002314 <SPI_EndRxTxTransaction>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d002      	beq.n	80021ba <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2220      	movs	r2, #32
 80021b8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10a      	bne.n	80021d8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	613b      	str	r3, [r7, #16]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	613b      	str	r3, [r7, #16]
 80021d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	77fb      	strb	r3, [r7, #31]
 80021e4:	e000      	b.n	80021e8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80021e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80021f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3720      	adds	r7, #32
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b088      	sub	sp, #32
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	603b      	str	r3, [r7, #0]
 8002210:	4613      	mov	r3, r2
 8002212:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002214:	f7fe fd00 	bl	8000c18 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800221c:	1a9b      	subs	r3, r3, r2
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	4413      	add	r3, r2
 8002222:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002224:	f7fe fcf8 	bl	8000c18 <HAL_GetTick>
 8002228:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800222a:	4b39      	ldr	r3, [pc, #228]	; (8002310 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	015b      	lsls	r3, r3, #5
 8002230:	0d1b      	lsrs	r3, r3, #20
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	fb02 f303 	mul.w	r3, r2, r3
 8002238:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800223a:	e054      	b.n	80022e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002242:	d050      	beq.n	80022e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002244:	f7fe fce8 	bl	8000c18 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	69fa      	ldr	r2, [r7, #28]
 8002250:	429a      	cmp	r2, r3
 8002252:	d902      	bls.n	800225a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d13d      	bne.n	80022d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002268:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002272:	d111      	bne.n	8002298 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800227c:	d004      	beq.n	8002288 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002286:	d107      	bne.n	8002298 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002296:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022a0:	d10f      	bne.n	80022c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e017      	b.n	8002306 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	4013      	ands	r3, r2
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	bf0c      	ite	eq
 80022f6:	2301      	moveq	r3, #1
 80022f8:	2300      	movne	r3, #0
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	461a      	mov	r2, r3
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	429a      	cmp	r2, r3
 8002302:	d19b      	bne.n	800223c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3720      	adds	r7, #32
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000000 	.word	0x20000000

08002314 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af02      	add	r7, sp, #8
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002320:	4b1b      	ldr	r3, [pc, #108]	; (8002390 <SPI_EndRxTxTransaction+0x7c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a1b      	ldr	r2, [pc, #108]	; (8002394 <SPI_EndRxTxTransaction+0x80>)
 8002326:	fba2 2303 	umull	r2, r3, r2, r3
 800232a:	0d5b      	lsrs	r3, r3, #21
 800232c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002330:	fb02 f303 	mul.w	r3, r2, r3
 8002334:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800233e:	d112      	bne.n	8002366 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2200      	movs	r2, #0
 8002348:	2180      	movs	r1, #128	; 0x80
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f7ff ff5a 	bl	8002204 <SPI_WaitFlagStateUntilTimeout>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d016      	beq.n	8002384 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800235a:	f043 0220 	orr.w	r2, r3, #32
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e00f      	b.n	8002386 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00a      	beq.n	8002382 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3b01      	subs	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800237c:	2b80      	cmp	r3, #128	; 0x80
 800237e:	d0f2      	beq.n	8002366 <SPI_EndRxTxTransaction+0x52>
 8002380:	e000      	b.n	8002384 <SPI_EndRxTxTransaction+0x70>
        break;
 8002382:	bf00      	nop
  }

  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000000 	.word	0x20000000
 8002394:	165e9f81 	.word	0x165e9f81

08002398 <AHT10Init>:
}



void AHT10Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	AHT10_IIC_Start();
 800239c:	f000 f9b8 	bl	8002710 <AHT10_IIC_Start>
	AHT10_IIC_Send_Byte(AHT10_WRITE);
 80023a0:	2070      	movs	r0, #112	; 0x70
 80023a2:	f000 fac1 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Send_Byte(0xe1);//ʼ	
 80023a6:	20e1      	movs	r0, #225	; 0xe1
 80023a8:	f000 fabe 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Send_Byte(0x08);//У׼ʹܣУ׼
 80023ac:	2008      	movs	r0, #8
 80023ae:	f000 fabb 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Send_Byte(0x00);//
 80023b2:	2000      	movs	r0, #0
 80023b4:	f000 fab8 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Stop();	
 80023b8:	f000 f9dc 	bl	8002774 <AHT10_IIC_Stop>
	delay_ms(40);
 80023bc:	2028      	movs	r0, #40	; 0x28
 80023be:	f000 f93b 	bl	8002638 <delay_ms>
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <AHT10_Init>:

void AHT10_Init(void)        //ʼAHT10
	{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	af00      	add	r7, sp, #0
		delay_ms(50);
 80023ca:	2032      	movs	r0, #50	; 0x32
 80023cc:	f000 f934 	bl	8002638 <delay_ms>
		AHT10_IIC_Init();//ʼģIIC
 80023d0:	f000 f94a 	bl	8002668 <AHT10_IIC_Init>
		
		AHT10Init();	//ʼAHT10Ĵ
 80023d4:	f7ff ffe0 	bl	8002398 <AHT10Init>
		
		AHT10_IIC_Start();
 80023d8:	f000 f99a 	bl	8002710 <AHT10_IIC_Start>
		AHT10_IIC_Send_Byte(AHT10_WRITE);
 80023dc:	2070      	movs	r0, #112	; 0x70
 80023de:	f000 faa3 	bl	8002928 <AHT10_IIC_Send_Byte>
		AHT10_IIC_Wait_Ack();
 80023e2:	f000 f9f9 	bl	80027d8 <AHT10_IIC_Wait_Ack>
		AHT10_IIC_Send_Byte(0xac);//
 80023e6:	20ac      	movs	r0, #172	; 0xac
 80023e8:	f000 fa9e 	bl	8002928 <AHT10_IIC_Send_Byte>
		AHT10_IIC_Wait_Ack();
 80023ec:	f000 f9f4 	bl	80027d8 <AHT10_IIC_Wait_Ack>
		AHT10_IIC_Send_Byte(0x33);//DATA0
 80023f0:	2033      	movs	r0, #51	; 0x33
 80023f2:	f000 fa99 	bl	8002928 <AHT10_IIC_Send_Byte>
		AHT10_IIC_Wait_Ack();
 80023f6:	f000 f9ef 	bl	80027d8 <AHT10_IIC_Wait_Ack>
		AHT10_IIC_Send_Byte(0x00);//DATA1
 80023fa:	2000      	movs	r0, #0
 80023fc:	f000 fa94 	bl	8002928 <AHT10_IIC_Send_Byte>
		AHT10_IIC_Wait_Ack();
 8002400:	f000 f9ea 	bl	80027d8 <AHT10_IIC_Wait_Ack>
		AHT10_IIC_Stop();	  
 8002404:	f000 f9b6 	bl	8002774 <AHT10_IIC_Stop>
		delay_ms(80);
 8002408:	2050      	movs	r0, #80	; 0x50
 800240a:	f000 f915 	bl	8002638 <delay_ms>

	}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <AHT10_Read>:

void AHT10_Read(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0

	uint32_t hr_temp = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
	uint32_t tem_temp =0;
 800241e:	2300      	movs	r3, #0
 8002420:	60bb      	str	r3, [r7, #8]
	float temp=0;	
 8002422:	f04f 0300 	mov.w	r3, #0
 8002426:	607b      	str	r3, [r7, #4]
	uint8_t ack;

	AHT10_IIC_Start();
 8002428:	f000 f972 	bl	8002710 <AHT10_IIC_Start>
	AHT10_IIC_Send_Byte(AHT10_WRITE);//д
 800242c:	2070      	movs	r0, #112	; 0x70
 800242e:	f000 fa7b 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Wait_Ack();
 8002432:	f000 f9d1 	bl	80027d8 <AHT10_IIC_Wait_Ack>
	AHT10_IIC_Send_Byte(0xac);//
 8002436:	20ac      	movs	r0, #172	; 0xac
 8002438:	f000 fa76 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Wait_Ack();
 800243c:	f000 f9cc 	bl	80027d8 <AHT10_IIC_Wait_Ack>
	AHT10_IIC_Send_Byte(0x33);//DATA0
 8002440:	2033      	movs	r0, #51	; 0x33
 8002442:	f000 fa71 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Wait_Ack();
 8002446:	f000 f9c7 	bl	80027d8 <AHT10_IIC_Wait_Ack>
	AHT10_IIC_Send_Byte(0x00);//DATA1
 800244a:	2000      	movs	r0, #0
 800244c:	f000 fa6c 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Wait_Ack();
 8002450:	f000 f9c2 	bl	80027d8 <AHT10_IIC_Wait_Ack>
	AHT10_IIC_Stop();	  
 8002454:	f000 f98e 	bl	8002774 <AHT10_IIC_Stop>
	delay_ms(10);
 8002458:	200a      	movs	r0, #10
 800245a:	f000 f8ed 	bl	8002638 <delay_ms>
	AHT10_IIC_Start();
 800245e:	f000 f957 	bl	8002710 <AHT10_IIC_Start>
	AHT10_IIC_Send_Byte(AHT10_READ);//
 8002462:	2071      	movs	r0, #113	; 0x71
 8002464:	f000 fa60 	bl	8002928 <AHT10_IIC_Send_Byte>
	AHT10_IIC_Wait_Ack();
 8002468:	f000 f9b6 	bl	80027d8 <AHT10_IIC_Wait_Ack>
	ack=AHT10_IIC_Read_Byte(1);//ȡ״̬λ
 800246c:	2001      	movs	r0, #1
 800246e:	f000 faaf 	bl	80029d0 <AHT10_IIC_Read_Byte>
 8002472:	4603      	mov	r3, r0
 8002474:	70fb      	strb	r3, [r7, #3]
	if((ack&0x40)==0)//ж״̬λǰǷCMDģʽ
 8002476:	78fb      	ldrb	r3, [r7, #3]
 8002478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800247c:	2b00      	cmp	r3, #0
 800247e:	d124      	bne.n	80024ca <AHT10_Read+0xb6>
	{
		aht10_data[0]=AHT10_IIC_Read_Byte(1);//ʪ
 8002480:	2001      	movs	r0, #1
 8002482:	f000 faa5 	bl	80029d0 <AHT10_IIC_Read_Byte>
 8002486:	4603      	mov	r3, r0
 8002488:	461a      	mov	r2, r3
 800248a:	4b3b      	ldr	r3, [pc, #236]	; (8002578 <AHT10_Read+0x164>)
 800248c:	701a      	strb	r2, [r3, #0]
		aht10_data[1]=AHT10_IIC_Read_Byte(1);//ʪ
 800248e:	2001      	movs	r0, #1
 8002490:	f000 fa9e 	bl	80029d0 <AHT10_IIC_Read_Byte>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
 8002498:	4b37      	ldr	r3, [pc, #220]	; (8002578 <AHT10_Read+0x164>)
 800249a:	705a      	strb	r2, [r3, #1]
		aht10_data[2]=AHT10_IIC_Read_Byte(1);//ʪݣ¶
 800249c:	2001      	movs	r0, #1
 800249e:	f000 fa97 	bl	80029d0 <AHT10_IIC_Read_Byte>
 80024a2:	4603      	mov	r3, r0
 80024a4:	461a      	mov	r2, r3
 80024a6:	4b34      	ldr	r3, [pc, #208]	; (8002578 <AHT10_Read+0x164>)
 80024a8:	709a      	strb	r2, [r3, #2]
		aht10_data[3]=AHT10_IIC_Read_Byte(1);//¶
 80024aa:	2001      	movs	r0, #1
 80024ac:	f000 fa90 	bl	80029d0 <AHT10_IIC_Read_Byte>
 80024b0:	4603      	mov	r3, r0
 80024b2:	461a      	mov	r2, r3
 80024b4:	4b30      	ldr	r3, [pc, #192]	; (8002578 <AHT10_Read+0x164>)
 80024b6:	70da      	strb	r2, [r3, #3]
		aht10_data[4]=AHT10_IIC_Read_Byte(0);//¶
 80024b8:	2000      	movs	r0, #0
 80024ba:	f000 fa89 	bl	80029d0 <AHT10_IIC_Read_Byte>
 80024be:	4603      	mov	r3, r0
 80024c0:	461a      	mov	r2, r3
 80024c2:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <AHT10_Read+0x164>)
 80024c4:	711a      	strb	r2, [r3, #4]

		AHT10_IIC_Stop();
 80024c6:	f000 f955 	bl	8002774 <AHT10_IIC_Stop>
	}
	AHT10_IIC_Stop();
 80024ca:	f000 f953 	bl	8002774 <AHT10_IIC_Stop>
	
	//ʪϢת
	hr_temp = (aht10_data[0] * 0xfff) + (aht10_data[1] * 0xf) + ((aht10_data[2])/0xf);
 80024ce:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <AHT10_Read+0x164>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	4613      	mov	r3, r2
 80024d6:	031b      	lsls	r3, r3, #12
 80024d8:	1a9a      	subs	r2, r3, r2
 80024da:	4b27      	ldr	r3, [pc, #156]	; (8002578 <AHT10_Read+0x164>)
 80024dc:	785b      	ldrb	r3, [r3, #1]
 80024de:	4619      	mov	r1, r3
 80024e0:	460b      	mov	r3, r1
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	1a5b      	subs	r3, r3, r1
 80024e6:	4413      	add	r3, r2
 80024e8:	4a23      	ldr	r2, [pc, #140]	; (8002578 <AHT10_Read+0x164>)
 80024ea:	7892      	ldrb	r2, [r2, #2]
 80024ec:	4923      	ldr	r1, [pc, #140]	; (800257c <AHT10_Read+0x168>)
 80024ee:	fba1 1202 	umull	r1, r2, r1, r2
 80024f2:	08d2      	lsrs	r2, r2, #3
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	4413      	add	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]
	temp = (float) hr_temp/0xfffff*100;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	ee07 3a90 	vmov	s15, r3
 8002500:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002504:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002580 <AHT10_Read+0x16c>
 8002508:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800250c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002584 <AHT10_Read+0x170>
 8002510:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002514:	edc7 7a01 	vstr	s15, [r7, #4]
	g_relative_humidity =  temp;
 8002518:	4a1b      	ldr	r2, [pc, #108]	; (8002588 <AHT10_Read+0x174>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
	//¶Ϣת
	tem_temp = (((aht10_data[2] & 0x0f) * 0xffff) + (aht10_data[3] * 0xff) + aht10_data[4]);
 800251e:	4b16      	ldr	r3, [pc, #88]	; (8002578 <AHT10_Read+0x164>)
 8002520:	789b      	ldrb	r3, [r3, #2]
 8002522:	f003 020f 	and.w	r2, r3, #15
 8002526:	4613      	mov	r3, r2
 8002528:	041b      	lsls	r3, r3, #16
 800252a:	1a9a      	subs	r2, r3, r2
 800252c:	4b12      	ldr	r3, [pc, #72]	; (8002578 <AHT10_Read+0x164>)
 800252e:	78db      	ldrb	r3, [r3, #3]
 8002530:	4619      	mov	r1, r3
 8002532:	460b      	mov	r3, r1
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	1a5b      	subs	r3, r3, r1
 8002538:	4413      	add	r3, r2
 800253a:	4a0f      	ldr	r2, [pc, #60]	; (8002578 <AHT10_Read+0x164>)
 800253c:	7912      	ldrb	r2, [r2, #4]
 800253e:	4413      	add	r3, r2
 8002540:	60bb      	str	r3, [r7, #8]
	temp = (float) tem_temp/0xfffff*200-50;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	ee07 3a90 	vmov	s15, r3
 8002548:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800254c:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002580 <AHT10_Read+0x16c>
 8002550:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002554:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800258c <AHT10_Read+0x178>
 8002558:	ee67 7a87 	vmul.f32	s15, s15, s14
 800255c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002590 <AHT10_Read+0x17c>
 8002560:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002564:	edc7 7a01 	vstr	s15, [r7, #4]
	g_temperature = temp;
 8002568:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <AHT10_Read+0x180>)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6013      	str	r3, [r2, #0]
	
}
 800256e:	bf00      	nop
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	2000002c 	.word	0x2000002c
 800257c:	88888889 	.word	0x88888889
 8002580:	497ffff0 	.word	0x497ffff0
 8002584:	42c80000 	.word	0x42c80000
 8002588:	20000038 	.word	0x20000038
 800258c:	43480000 	.word	0x43480000
 8002590:	42480000 	.word	0x42480000
 8002594:	2000003c 	.word	0x2000003c

08002598 <delay_init>:
//ʼӳٺ
//ʹucosʱ,˺ʼucosʱӽ
//SYSTICKʱӹ̶ΪAHBʱ
//SYSCLK:ϵͳʱƵ
void delay_init(uint8_t SYSCLK)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	71fb      	strb	r3, [r7, #7]
#if SYSTEM_SUPPORT_OS 						//Ҫ֧OS.
	uint32_t reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickƵΪHCLK
 80025a2:	2004      	movs	r0, #4
 80025a4:	f7fe fc2a 	bl	8000dfc <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;						//ǷʹOS,fac_usҪʹ
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	4a03      	ldr	r2, [pc, #12]	; (80025b8 <delay_init+0x20>)
 80025ac:	6013      	str	r3, [r2, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICKж
	SysTick->LOAD=reload; 					//ÿ1/OS_TICKS_PER_SECжһ	
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK
#else
#endif
}								    
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000040 	.word	0x20000040

080025bc <delay_us>:

//ʱnus
//nusΪҪʱus.	
//nus:0~190887435(ֵ2^32/fac_us@fac_us=22.5)	 
void delay_us(uint32_t nus)
{		
 80025bc:	b480      	push	{r7}
 80025be:	b089      	sub	sp, #36	; 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADֵ	    	 
 80025c8:	4b19      	ldr	r3, [pc, #100]	; (8002630 <delay_us+0x74>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//ҪĽ 
 80025ce:	4b19      	ldr	r3, [pc, #100]	; (8002634 <delay_us+0x78>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//սʱļֵ
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <delay_us+0x74>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 80025e0:	4b13      	ldr	r3, [pc, #76]	; (8002630 <delay_us+0x74>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d0f8      	beq.n	80025e0 <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//עһSYSTICKһݼļͿ.
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d206      	bcs.n	8002604 <delay_us+0x48>
 80025f6:	69fa      	ldr	r2, [r7, #28]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	4413      	add	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	e007      	b.n	8002614 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1ad2      	subs	r2, r2, r3
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	4413      	add	r3, r2
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4413      	add	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	429a      	cmp	r2, r3
 800261e:	d200      	bcs.n	8002622 <delay_us+0x66>
		tnow=SysTick->VAL;	
 8002620:	e7de      	b.n	80025e0 <delay_us+0x24>
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8002622:	bf00      	nop
		}  
	};
}
 8002624:	bf00      	nop
 8002626:	3724      	adds	r7, #36	; 0x24
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e010 	.word	0xe000e010
 8002634:	20000040 	.word	0x20000040

08002638 <delay_ms>:

//ʱnms
//nms:Ҫʱms
void delay_ms(uint16_t nms)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	for(i=0;i<nms;i++) delay_us(1000);
 8002642:	2300      	movs	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	e006      	b.n	8002656 <delay_ms+0x1e>
 8002648:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800264c:	f7ff ffb6 	bl	80025bc <delay_us>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	3301      	adds	r3, #1
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	429a      	cmp	r2, r3
 800265c:	d3f4      	bcc.n	8002648 <delay_ms+0x10>
}
 800265e:	bf00      	nop
 8002660:	bf00      	nop
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <AHT10_IIC_Init>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	

//IIC初始化
void AHT10_IIC_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
    
    __HAL_RCC_GPIOF_CLK_ENABLE();   //ʹ��GPIOFʱ��
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	4b24      	ldr	r3, [pc, #144]	; (8002704 <AHT10_IIC_Init+0x9c>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	4a23      	ldr	r2, [pc, #140]	; (8002704 <AHT10_IIC_Init+0x9c>)
 8002678:	f043 0320 	orr.w	r3, r3, #32
 800267c:	6313      	str	r3, [r2, #48]	; 0x30
 800267e:	4b21      	ldr	r3, [pc, #132]	; (8002704 <AHT10_IIC_Init+0x9c>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f003 0320 	and.w	r3, r3, #32
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();   //ʹ��GPIOHʱ��
 800268a:	2300      	movs	r3, #0
 800268c:	607b      	str	r3, [r7, #4]
 800268e:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <AHT10_IIC_Init+0x9c>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a1c      	ldr	r2, [pc, #112]	; (8002704 <AHT10_IIC_Init+0x9c>)
 8002694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b1a      	ldr	r3, [pc, #104]	; (8002704 <AHT10_IIC_Init+0x9c>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a2:	607b      	str	r3, [r7, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
    
    //PH5,PF10��ʼ������
    GPIO_Initure.Pin=GPIO_PIN_10;
 80026a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026aa:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //�������
 80026ac:	2301      	movs	r3, #1
 80026ae:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Pull=GPIO_PULLUP;          //����
 80026b0:	2301      	movs	r3, #1
 80026b2:	617b      	str	r3, [r7, #20]
    GPIO_Initure.Speed=GPIO_SPEED_FAST;     //����
 80026b4:	2302      	movs	r3, #2
 80026b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOF,&GPIO_Initure);
 80026b8:	f107 030c 	add.w	r3, r7, #12
 80026bc:	4619      	mov	r1, r3
 80026be:	4812      	ldr	r0, [pc, #72]	; (8002708 <AHT10_IIC_Init+0xa0>)
 80026c0:	f7fe fbb8 	bl	8000e34 <HAL_GPIO_Init>
	
	GPIO_Initure.Pin=GPIO_PIN_15;
 80026c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026c8:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //�������
 80026ca:	2301      	movs	r3, #1
 80026cc:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Pull=GPIO_PULLUP;          //����
 80026ce:	2301      	movs	r3, #1
 80026d0:	617b      	str	r3, [r7, #20]
    GPIO_Initure.Speed=GPIO_SPEED_FAST;     //����
 80026d2:	2302      	movs	r3, #2
 80026d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOH,&GPIO_Initure);
 80026d6:	f107 030c 	add.w	r3, r7, #12
 80026da:	4619      	mov	r1, r3
 80026dc:	480b      	ldr	r0, [pc, #44]	; (800270c <AHT10_IIC_Init+0xa4>)
 80026de:	f7fe fba9 	bl	8000e34 <HAL_GPIO_Init>
    
    AHT10_IIC_SDA_1;
 80026e2:	2201      	movs	r2, #1
 80026e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026e8:	4807      	ldr	r0, [pc, #28]	; (8002708 <AHT10_IIC_Init+0xa0>)
 80026ea:	f7fe fd67 	bl	80011bc <HAL_GPIO_WritePin>
    AHT10_IIC_SCL_1;  
 80026ee:	2201      	movs	r2, #1
 80026f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026f4:	4805      	ldr	r0, [pc, #20]	; (800270c <AHT10_IIC_Init+0xa4>)
 80026f6:	f7fe fd61 	bl	80011bc <HAL_GPIO_WritePin>
}
 80026fa:	bf00      	nop
 80026fc:	3720      	adds	r7, #32
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40023800 	.word	0x40023800
 8002708:	40021400 	.word	0x40021400
 800270c:	40021c00 	.word	0x40021c00

08002710 <AHT10_IIC_Start>:

//����AHT10_IIC��ʼ�ź�
void AHT10_IIC_Start(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
	AHT10_SDA_OUT();     //sda�����
 8002714:	4b15      	ldr	r3, [pc, #84]	; (800276c <AHT10_IIC_Start+0x5c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a14      	ldr	r2, [pc, #80]	; (800276c <AHT10_IIC_Start+0x5c>)
 800271a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	4b12      	ldr	r3, [pc, #72]	; (800276c <AHT10_IIC_Start+0x5c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a11      	ldr	r2, [pc, #68]	; (800276c <AHT10_IIC_Start+0x5c>)
 8002726:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800272a:	6013      	str	r3, [r2, #0]
	AHT10_IIC_SDA_1;	  	  
 800272c:	2201      	movs	r2, #1
 800272e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002732:	480e      	ldr	r0, [pc, #56]	; (800276c <AHT10_IIC_Start+0x5c>)
 8002734:	f7fe fd42 	bl	80011bc <HAL_GPIO_WritePin>
	AHT10_IIC_SCL_1;
 8002738:	2201      	movs	r2, #1
 800273a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800273e:	480c      	ldr	r0, [pc, #48]	; (8002770 <AHT10_IIC_Start+0x60>)
 8002740:	f7fe fd3c 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(4);
 8002744:	2004      	movs	r0, #4
 8002746:	f7ff ff39 	bl	80025bc <delay_us>
 	AHT10_IIC_SDA_0;//START:when CLK is high,DATA change form high to low 
 800274a:	2200      	movs	r2, #0
 800274c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002750:	4806      	ldr	r0, [pc, #24]	; (800276c <AHT10_IIC_Start+0x5c>)
 8002752:	f7fe fd33 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(4);
 8002756:	2004      	movs	r0, #4
 8002758:	f7ff ff30 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_0;//ǯסI2C���ߣ�׼�����ͻ�������� 
 800275c:	2200      	movs	r2, #0
 800275e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002762:	4803      	ldr	r0, [pc, #12]	; (8002770 <AHT10_IIC_Start+0x60>)
 8002764:	f7fe fd2a 	bl	80011bc <HAL_GPIO_WritePin>
}	  
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40021400 	.word	0x40021400
 8002770:	40021c00 	.word	0x40021c00

08002774 <AHT10_IIC_Stop>:
//����AHT10_IICֹͣ�ź�
void AHT10_IIC_Stop(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
	AHT10_SDA_OUT();//sda�����
 8002778:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <AHT10_IIC_Stop+0x5c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a14      	ldr	r2, [pc, #80]	; (80027d0 <AHT10_IIC_Stop+0x5c>)
 800277e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002782:	6013      	str	r3, [r2, #0]
 8002784:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <AHT10_IIC_Stop+0x5c>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a11      	ldr	r2, [pc, #68]	; (80027d0 <AHT10_IIC_Stop+0x5c>)
 800278a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800278e:	6013      	str	r3, [r2, #0]
	AHT10_IIC_SCL_0;
 8002790:	2200      	movs	r2, #0
 8002792:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002796:	480f      	ldr	r0, [pc, #60]	; (80027d4 <AHT10_IIC_Stop+0x60>)
 8002798:	f7fe fd10 	bl	80011bc <HAL_GPIO_WritePin>
	AHT10_IIC_SDA_0;//STOP:when CLK is high DATA change form low to high
 800279c:	2200      	movs	r2, #0
 800279e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027a2:	480b      	ldr	r0, [pc, #44]	; (80027d0 <AHT10_IIC_Stop+0x5c>)
 80027a4:	f7fe fd0a 	bl	80011bc <HAL_GPIO_WritePin>
 	delay_us(4);
 80027a8:	2004      	movs	r0, #4
 80027aa:	f7ff ff07 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_1; 
 80027ae:	2201      	movs	r2, #1
 80027b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027b4:	4807      	ldr	r0, [pc, #28]	; (80027d4 <AHT10_IIC_Stop+0x60>)
 80027b6:	f7fe fd01 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(4);			
 80027ba:	2004      	movs	r0, #4
 80027bc:	f7ff fefe 	bl	80025bc <delay_us>
	AHT10_IIC_SDA_1;//����I2C���߽����ź�				   	
 80027c0:	2201      	movs	r2, #1
 80027c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027c6:	4802      	ldr	r0, [pc, #8]	; (80027d0 <AHT10_IIC_Stop+0x5c>)
 80027c8:	f7fe fcf8 	bl	80011bc <HAL_GPIO_WritePin>
}
 80027cc:	bf00      	nop
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40021400 	.word	0x40021400
 80027d4:	40021c00 	.word	0x40021c00

080027d8 <AHT10_IIC_Wait_Ack>:
//�ȴ�Ӧ���źŵ���
//����ֵ��1������Ӧ��ʧ��
//        0������Ӧ��ɹ�
uint8_t AHT10_IIC_Wait_Ack(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
	uint8_t ucErrTime=0;
 80027de:	2300      	movs	r3, #0
 80027e0:	71fb      	strb	r3, [r7, #7]
	AHT10_SDA_IN();      //SDA����Ϊ����  
 80027e2:	4b1d      	ldr	r3, [pc, #116]	; (8002858 <AHT10_IIC_Wait_Ack+0x80>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a1c      	ldr	r2, [pc, #112]	; (8002858 <AHT10_IIC_Wait_Ack+0x80>)
 80027e8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <AHT10_IIC_Wait_Ack+0x80>)
 80027f0:	4a19      	ldr	r2, [pc, #100]	; (8002858 <AHT10_IIC_Wait_Ack+0x80>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6013      	str	r3, [r2, #0]
	AHT10_IIC_SDA_1;delay_us(1);	   
 80027f6:	2201      	movs	r2, #1
 80027f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027fc:	4816      	ldr	r0, [pc, #88]	; (8002858 <AHT10_IIC_Wait_Ack+0x80>)
 80027fe:	f7fe fcdd 	bl	80011bc <HAL_GPIO_WritePin>
 8002802:	2001      	movs	r0, #1
 8002804:	f7ff feda 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_1;delay_us(1);	 
 8002808:	2201      	movs	r2, #1
 800280a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800280e:	4813      	ldr	r0, [pc, #76]	; (800285c <AHT10_IIC_Wait_Ack+0x84>)
 8002810:	f7fe fcd4 	bl	80011bc <HAL_GPIO_WritePin>
 8002814:	2001      	movs	r0, #1
 8002816:	f7ff fed1 	bl	80025bc <delay_us>
	while(AHT10_READ_SDA)
 800281a:	e009      	b.n	8002830 <AHT10_IIC_Wait_Ack+0x58>
	{
		ucErrTime++;
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	3301      	adds	r3, #1
 8002820:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>250)
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	2bfa      	cmp	r3, #250	; 0xfa
 8002826:	d903      	bls.n	8002830 <AHT10_IIC_Wait_Ack+0x58>
		{
			AHT10_IIC_Stop();
 8002828:	f7ff ffa4 	bl	8002774 <AHT10_IIC_Stop>
			return 1;
 800282c:	2301      	movs	r3, #1
 800282e:	e00e      	b.n	800284e <AHT10_IIC_Wait_Ack+0x76>
	while(AHT10_READ_SDA)
 8002830:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002834:	4808      	ldr	r0, [pc, #32]	; (8002858 <AHT10_IIC_Wait_Ack+0x80>)
 8002836:	f7fe fca9 	bl	800118c <HAL_GPIO_ReadPin>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1ed      	bne.n	800281c <AHT10_IIC_Wait_Ack+0x44>
		}
	}
	AHT10_IIC_SCL_0;//ʱ�����0 	   
 8002840:	2200      	movs	r2, #0
 8002842:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002846:	4805      	ldr	r0, [pc, #20]	; (800285c <AHT10_IIC_Wait_Ack+0x84>)
 8002848:	f7fe fcb8 	bl	80011bc <HAL_GPIO_WritePin>
	return 0;  
 800284c:	2300      	movs	r3, #0
} 
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40021400 	.word	0x40021400
 800285c:	40021c00 	.word	0x40021c00

08002860 <AHT10_IIC_Ack>:
//����ACKӦ��
void AHT10_IIC_Ack(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
	AHT10_IIC_SCL_0;
 8002864:	2200      	movs	r2, #0
 8002866:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800286a:	4814      	ldr	r0, [pc, #80]	; (80028bc <AHT10_IIC_Ack+0x5c>)
 800286c:	f7fe fca6 	bl	80011bc <HAL_GPIO_WritePin>
	AHT10_SDA_OUT();
 8002870:	4b13      	ldr	r3, [pc, #76]	; (80028c0 <AHT10_IIC_Ack+0x60>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <AHT10_IIC_Ack+0x60>)
 8002876:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <AHT10_IIC_Ack+0x60>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a0f      	ldr	r2, [pc, #60]	; (80028c0 <AHT10_IIC_Ack+0x60>)
 8002882:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002886:	6013      	str	r3, [r2, #0]
	AHT10_IIC_SDA_0;
 8002888:	2200      	movs	r2, #0
 800288a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800288e:	480c      	ldr	r0, [pc, #48]	; (80028c0 <AHT10_IIC_Ack+0x60>)
 8002890:	f7fe fc94 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(2);
 8002894:	2002      	movs	r0, #2
 8002896:	f7ff fe91 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_1;
 800289a:	2201      	movs	r2, #1
 800289c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028a0:	4806      	ldr	r0, [pc, #24]	; (80028bc <AHT10_IIC_Ack+0x5c>)
 80028a2:	f7fe fc8b 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(2);
 80028a6:	2002      	movs	r0, #2
 80028a8:	f7ff fe88 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_0;
 80028ac:	2200      	movs	r2, #0
 80028ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028b2:	4802      	ldr	r0, [pc, #8]	; (80028bc <AHT10_IIC_Ack+0x5c>)
 80028b4:	f7fe fc82 	bl	80011bc <HAL_GPIO_WritePin>
}
 80028b8:	bf00      	nop
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40021c00 	.word	0x40021c00
 80028c0:	40021400 	.word	0x40021400

080028c4 <AHT10_IIC_NAck>:
//������ACKӦ��		    
void AHT10_IIC_NAck(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
	AHT10_IIC_SCL_0;
 80028c8:	2200      	movs	r2, #0
 80028ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028ce:	4814      	ldr	r0, [pc, #80]	; (8002920 <AHT10_IIC_NAck+0x5c>)
 80028d0:	f7fe fc74 	bl	80011bc <HAL_GPIO_WritePin>
	AHT10_SDA_OUT();
 80028d4:	4b13      	ldr	r3, [pc, #76]	; (8002924 <AHT10_IIC_NAck+0x60>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a12      	ldr	r2, [pc, #72]	; (8002924 <AHT10_IIC_NAck+0x60>)
 80028da:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80028de:	6013      	str	r3, [r2, #0]
 80028e0:	4b10      	ldr	r3, [pc, #64]	; (8002924 <AHT10_IIC_NAck+0x60>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0f      	ldr	r2, [pc, #60]	; (8002924 <AHT10_IIC_NAck+0x60>)
 80028e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028ea:	6013      	str	r3, [r2, #0]
	AHT10_IIC_SDA_1;
 80028ec:	2201      	movs	r2, #1
 80028ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028f2:	480c      	ldr	r0, [pc, #48]	; (8002924 <AHT10_IIC_NAck+0x60>)
 80028f4:	f7fe fc62 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(2);
 80028f8:	2002      	movs	r0, #2
 80028fa:	f7ff fe5f 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_1;
 80028fe:	2201      	movs	r2, #1
 8002900:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002904:	4806      	ldr	r0, [pc, #24]	; (8002920 <AHT10_IIC_NAck+0x5c>)
 8002906:	f7fe fc59 	bl	80011bc <HAL_GPIO_WritePin>
	delay_us(2);
 800290a:	2002      	movs	r0, #2
 800290c:	f7ff fe56 	bl	80025bc <delay_us>
	AHT10_IIC_SCL_0;
 8002910:	2200      	movs	r2, #0
 8002912:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002916:	4802      	ldr	r0, [pc, #8]	; (8002920 <AHT10_IIC_NAck+0x5c>)
 8002918:	f7fe fc50 	bl	80011bc <HAL_GPIO_WritePin>
}					 				     
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40021c00 	.word	0x40021c00
 8002924:	40021400 	.word	0x40021400

08002928 <AHT10_IIC_Send_Byte>:
//AHT10_IIC����һ���ֽ�
//���شӻ�����Ӧ��
//1����Ӧ��
//0����Ӧ��			  
void AHT10_IIC_Send_Byte(uint8_t txd)
{                        
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	71fb      	strb	r3, [r7, #7]
    uint8_t t;   
	AHT10_SDA_OUT(); 	    
 8002932:	4b25      	ldr	r3, [pc, #148]	; (80029c8 <AHT10_IIC_Send_Byte+0xa0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a24      	ldr	r2, [pc, #144]	; (80029c8 <AHT10_IIC_Send_Byte+0xa0>)
 8002938:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	4b22      	ldr	r3, [pc, #136]	; (80029c8 <AHT10_IIC_Send_Byte+0xa0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a21      	ldr	r2, [pc, #132]	; (80029c8 <AHT10_IIC_Send_Byte+0xa0>)
 8002944:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002948:	6013      	str	r3, [r2, #0]
    AHT10_IIC_SCL_0;//����ʱ�ӿ�ʼ���ݴ���
 800294a:	2200      	movs	r2, #0
 800294c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002950:	481e      	ldr	r0, [pc, #120]	; (80029cc <AHT10_IIC_Send_Byte+0xa4>)
 8002952:	f7fe fc33 	bl	80011bc <HAL_GPIO_WritePin>
    for(t=0;t<8;t++)
 8002956:	2300      	movs	r3, #0
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	e02c      	b.n	80029b6 <AHT10_IIC_Send_Byte+0x8e>
    {         
				if((txd&0x80)>>7 == 1)
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	09db      	lsrs	r3, r3, #7
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d106      	bne.n	8002974 <AHT10_IIC_Send_Byte+0x4c>
				{
					AHT10_IIC_SDA_1;
 8002966:	2201      	movs	r2, #1
 8002968:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800296c:	4816      	ldr	r0, [pc, #88]	; (80029c8 <AHT10_IIC_Send_Byte+0xa0>)
 800296e:	f7fe fc25 	bl	80011bc <HAL_GPIO_WritePin>
 8002972:	e005      	b.n	8002980 <AHT10_IIC_Send_Byte+0x58>
				}
				else
				{
					AHT10_IIC_SDA_0;
 8002974:	2200      	movs	r2, #0
 8002976:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800297a:	4813      	ldr	r0, [pc, #76]	; (80029c8 <AHT10_IIC_Send_Byte+0xa0>)
 800297c:	f7fe fc1e 	bl	80011bc <HAL_GPIO_WritePin>
				}
//        AHT10_IIC_SDA=(txd&0x80)>>7;
        txd<<=1; 	  
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	71fb      	strb	r3, [r7, #7]
				delay_us(2);   //��TEA5767��������ʱ���Ǳ����
 8002986:	2002      	movs	r0, #2
 8002988:	f7ff fe18 	bl	80025bc <delay_us>
				AHT10_IIC_SCL_1;
 800298c:	2201      	movs	r2, #1
 800298e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002992:	480e      	ldr	r0, [pc, #56]	; (80029cc <AHT10_IIC_Send_Byte+0xa4>)
 8002994:	f7fe fc12 	bl	80011bc <HAL_GPIO_WritePin>
				delay_us(2); 
 8002998:	2002      	movs	r0, #2
 800299a:	f7ff fe0f 	bl	80025bc <delay_us>
				AHT10_IIC_SCL_0;	
 800299e:	2200      	movs	r2, #0
 80029a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029a4:	4809      	ldr	r0, [pc, #36]	; (80029cc <AHT10_IIC_Send_Byte+0xa4>)
 80029a6:	f7fe fc09 	bl	80011bc <HAL_GPIO_WritePin>
				delay_us(2);
 80029aa:	2002      	movs	r0, #2
 80029ac:	f7ff fe06 	bl	80025bc <delay_us>
    for(t=0;t<8;t++)
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
 80029b2:	3301      	adds	r3, #1
 80029b4:	73fb      	strb	r3, [r7, #15]
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
 80029b8:	2b07      	cmp	r3, #7
 80029ba:	d9cf      	bls.n	800295c <AHT10_IIC_Send_Byte+0x34>
    }	 
} 	    
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40021400 	.word	0x40021400
 80029cc:	40021c00 	.word	0x40021c00

080029d0 <AHT10_IIC_Read_Byte>:
//��1���ֽڣ�ack=1ʱ������ACK��ack=0������nACK   
uint8_t AHT10_IIC_Read_Byte(uint8_t ack)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
	uint8_t i,receive=0;
 80029da:	2300      	movs	r3, #0
 80029dc:	73bb      	strb	r3, [r7, #14]
	AHT10_SDA_IN();//SDA����Ϊ����
 80029de:	4b20      	ldr	r3, [pc, #128]	; (8002a60 <AHT10_IIC_Read_Byte+0x90>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a1f      	ldr	r2, [pc, #124]	; (8002a60 <AHT10_IIC_Read_Byte+0x90>)
 80029e4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <AHT10_IIC_Read_Byte+0x90>)
 80029ec:	4a1c      	ldr	r2, [pc, #112]	; (8002a60 <AHT10_IIC_Read_Byte+0x90>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6013      	str	r3, [r2, #0]
    for(i=0;i<8;i++ )
 80029f2:	2300      	movs	r3, #0
 80029f4:	73fb      	strb	r3, [r7, #15]
 80029f6:	e022      	b.n	8002a3e <AHT10_IIC_Read_Byte+0x6e>
	{
        AHT10_IIC_SCL_0; 
 80029f8:	2200      	movs	r2, #0
 80029fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029fe:	4819      	ldr	r0, [pc, #100]	; (8002a64 <AHT10_IIC_Read_Byte+0x94>)
 8002a00:	f7fe fbdc 	bl	80011bc <HAL_GPIO_WritePin>
        delay_us(2);
 8002a04:	2002      	movs	r0, #2
 8002a06:	f7ff fdd9 	bl	80025bc <delay_us>
		AHT10_IIC_SCL_1;
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a10:	4814      	ldr	r0, [pc, #80]	; (8002a64 <AHT10_IIC_Read_Byte+0x94>)
 8002a12:	f7fe fbd3 	bl	80011bc <HAL_GPIO_WritePin>
        receive<<=1;
 8002a16:	7bbb      	ldrb	r3, [r7, #14]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	73bb      	strb	r3, [r7, #14]
        if(AHT10_READ_SDA)receive++;   
 8002a1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a20:	480f      	ldr	r0, [pc, #60]	; (8002a60 <AHT10_IIC_Read_Byte+0x90>)
 8002a22:	f7fe fbb3 	bl	800118c <HAL_GPIO_ReadPin>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d002      	beq.n	8002a32 <AHT10_IIC_Read_Byte+0x62>
 8002a2c:	7bbb      	ldrb	r3, [r7, #14]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	73bb      	strb	r3, [r7, #14]
		delay_us(1); 
 8002a32:	2001      	movs	r0, #1
 8002a34:	f7ff fdc2 	bl	80025bc <delay_us>
    for(i=0;i<8;i++ )
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	73fb      	strb	r3, [r7, #15]
 8002a3e:	7bfb      	ldrb	r3, [r7, #15]
 8002a40:	2b07      	cmp	r3, #7
 8002a42:	d9d9      	bls.n	80029f8 <AHT10_IIC_Read_Byte+0x28>
    }					 
    if (!ack)
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d102      	bne.n	8002a50 <AHT10_IIC_Read_Byte+0x80>
        AHT10_IIC_NAck();//����nACK
 8002a4a:	f7ff ff3b 	bl	80028c4 <AHT10_IIC_NAck>
 8002a4e:	e001      	b.n	8002a54 <AHT10_IIC_Read_Byte+0x84>
    else
        AHT10_IIC_Ack(); //����ACK   
 8002a50:	f7ff ff06 	bl	8002860 <AHT10_IIC_Ack>
    return receive;
 8002a54:	7bbb      	ldrb	r3, [r7, #14]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40021400 	.word	0x40021400
 8002a64:	40021c00 	.word	0x40021c00

08002a68 <LCD_Fill>:
                xend,yend   ��ֹ����
								color       Ҫ������ɫ
      ����ֵ��  ��
******************************************************************************/
void LCD_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color)
{          
 8002a68:	b590      	push	{r4, r7, lr}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4604      	mov	r4, r0
 8002a70:	4608      	mov	r0, r1
 8002a72:	4611      	mov	r1, r2
 8002a74:	461a      	mov	r2, r3
 8002a76:	4623      	mov	r3, r4
 8002a78:	80fb      	strh	r3, [r7, #6]
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	80bb      	strh	r3, [r7, #4]
 8002a7e:	460b      	mov	r3, r1
 8002a80:	807b      	strh	r3, [r7, #2]
 8002a82:	4613      	mov	r3, r2
 8002a84:	803b      	strh	r3, [r7, #0]
	uint16_t i,j; 
	LCD_Address_Set(xsta,ysta,xend-1,yend-1);
 8002a86:	887b      	ldrh	r3, [r7, #2]
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	883b      	ldrh	r3, [r7, #0]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	88b9      	ldrh	r1, [r7, #4]
 8002a94:	88f8      	ldrh	r0, [r7, #6]
 8002a96:	f000 f9f5 	bl	8002e84 <LCD_Address_Set>
	for(i=ysta;i<yend;i++)
 8002a9a:	88bb      	ldrh	r3, [r7, #4]
 8002a9c:	81fb      	strh	r3, [r7, #14]
 8002a9e:	e010      	b.n	8002ac2 <LCD_Fill+0x5a>
	{													   	 	
		for(j=xsta;j<xend;j++)
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	81bb      	strh	r3, [r7, #12]
 8002aa4:	e006      	b.n	8002ab4 <LCD_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8002aa6:	8c3b      	ldrh	r3, [r7, #32]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 f9bc 	bl	8002e26 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8002aae:	89bb      	ldrh	r3, [r7, #12]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	81bb      	strh	r3, [r7, #12]
 8002ab4:	89ba      	ldrh	r2, [r7, #12]
 8002ab6:	887b      	ldrh	r3, [r7, #2]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d3f4      	bcc.n	8002aa6 <LCD_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8002abc:	89fb      	ldrh	r3, [r7, #14]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	81fb      	strh	r3, [r7, #14]
 8002ac2:	89fa      	ldrh	r2, [r7, #14]
 8002ac4:	883b      	ldrh	r3, [r7, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d3ea      	bcc.n	8002aa0 <LCD_Fill+0x38>
		}
	} 					  	    
}
 8002aca:	bf00      	nop
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd90      	pop	{r4, r7, pc}

08002ad4 <LCD_DrawPoint>:
      ������ݣ�x,y ��������
                color �����ɫ
      ����ֵ��  ��
******************************************************************************/
void LCD_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	80fb      	strh	r3, [r7, #6]
 8002ade:	460b      	mov	r3, r1
 8002ae0:	80bb      	strh	r3, [r7, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	807b      	strh	r3, [r7, #2]
	LCD_Address_Set(x,y,x,y);//���ù��λ�� 
 8002ae6:	88bb      	ldrh	r3, [r7, #4]
 8002ae8:	88fa      	ldrh	r2, [r7, #6]
 8002aea:	88b9      	ldrh	r1, [r7, #4]
 8002aec:	88f8      	ldrh	r0, [r7, #6]
 8002aee:	f000 f9c9 	bl	8002e84 <LCD_Address_Set>
	LCD_WR_DATA(color);
 8002af2:	887b      	ldrh	r3, [r7, #2]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 f996 	bl	8002e26 <LCD_WR_DATA>
} 
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <LCD_ShowChar>:
                sizey �ֺ�
                mode:  0�ǵ���ģʽ  1����ģʽ
      ����ֵ��  ��
******************************************************************************/
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4604      	mov	r4, r0
 8002b0c:	4608      	mov	r0, r1
 8002b0e:	4611      	mov	r1, r2
 8002b10:	461a      	mov	r2, r3
 8002b12:	4623      	mov	r3, r4
 8002b14:	80fb      	strh	r3, [r7, #6]
 8002b16:	4603      	mov	r3, r0
 8002b18:	80bb      	strh	r3, [r7, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	70fb      	strb	r3, [r7, #3]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t;
	uint16_t i,TypefaceNum;//һ���ַ���ռ�ֽڴ�С
	uint16_t x0=x;
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	827b      	strh	r3, [r7, #18]
	sizex=sizey/2;
 8002b26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b2a:	085b      	lsrs	r3, r3, #1
 8002b2c:	747b      	strb	r3, [r7, #17]
	TypefaceNum=sizex/8*sizey;
 8002b2e:	7c7b      	ldrb	r3, [r7, #17]
 8002b30:	08db      	lsrs	r3, r3, #3
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	fb12 f303 	smulbb	r3, r2, r3
 8002b40:	81fb      	strh	r3, [r7, #14]
	num=num-' ';    //�õ�ƫ�ƺ��ֵ
 8002b42:	78fb      	ldrb	r3, [r7, #3]
 8002b44:	3b20      	subs	r3, #32
 8002b46:	70fb      	strb	r3, [r7, #3]
	LCD_Address_Set(x,y,x+sizex-1,y+sizey-1);  //���ù��λ�� 
 8002b48:	7c7b      	ldrb	r3, [r7, #17]
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	88fb      	ldrh	r3, [r7, #6]
 8002b4e:	4413      	add	r3, r2
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	3b01      	subs	r3, #1
 8002b54:	b29c      	uxth	r4, r3
 8002b56:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	88bb      	ldrh	r3, [r7, #4]
 8002b5e:	4413      	add	r3, r2
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	88b9      	ldrh	r1, [r7, #4]
 8002b68:	88f8      	ldrh	r0, [r7, #6]
 8002b6a:	4622      	mov	r2, r4
 8002b6c:	f000 f98a 	bl	8002e84 <LCD_Address_Set>
	for(i=0;i<TypefaceNum;i++)
 8002b70:	2300      	movs	r3, #0
 8002b72:	82bb      	strh	r3, [r7, #20]
 8002b74:	e057      	b.n	8002c26 <LCD_ShowChar+0x122>
	{ 
		if(sizey==16)temp=ascii_1608[num][i];		       //����8x16����
 8002b76:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b7a:	2b10      	cmp	r3, #16
 8002b7c:	d108      	bne.n	8002b90 <LCD_ShowChar+0x8c>
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	8abb      	ldrh	r3, [r7, #20]
 8002b82:	492d      	ldr	r1, [pc, #180]	; (8002c38 <LCD_ShowChar+0x134>)
 8002b84:	0112      	lsls	r2, r2, #4
 8002b86:	440a      	add	r2, r1
 8002b88:	4413      	add	r3, r2
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	75fb      	strb	r3, [r7, #23]
 8002b8e:	e00b      	b.n	8002ba8 <LCD_ShowChar+0xa4>
		else if(sizey==32)temp=ascii_3216[num][i];		 //����16x32����
 8002b90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d14b      	bne.n	8002c30 <LCD_ShowChar+0x12c>
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	8abb      	ldrh	r3, [r7, #20]
 8002b9c:	4927      	ldr	r1, [pc, #156]	; (8002c3c <LCD_ShowChar+0x138>)
 8002b9e:	0192      	lsls	r2, r2, #6
 8002ba0:	440a      	add	r2, r1
 8002ba2:	4413      	add	r3, r2
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8002ba8:	2300      	movs	r3, #0
 8002baa:	75bb      	strb	r3, [r7, #22]
 8002bac:	e035      	b.n	8002c1a <LCD_ShowChar+0x116>
		{
			if(!mode)//�ǵ���ģʽ
 8002bae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d111      	bne.n	8002bda <LCD_ShowChar+0xd6>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8002bb6:	7dfa      	ldrb	r2, [r7, #23]
 8002bb8:	7dbb      	ldrb	r3, [r7, #22]
 8002bba:	fa42 f303 	asr.w	r3, r2, r3
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d004      	beq.n	8002bd0 <LCD_ShowChar+0xcc>
 8002bc6:	883b      	ldrh	r3, [r7, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 f92c 	bl	8002e26 <LCD_WR_DATA>
 8002bce:	e021      	b.n	8002c14 <LCD_ShowChar+0x110>
				else LCD_WR_DATA(bc);
 8002bd0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 f927 	bl	8002e26 <LCD_WR_DATA>
 8002bd8:	e01c      	b.n	8002c14 <LCD_ShowChar+0x110>
			}
			else//����ģʽ
			{
				if(temp&(0x01<<t))LCD_DrawPoint(x,y,fc);//��һ����
 8002bda:	7dfa      	ldrb	r2, [r7, #23]
 8002bdc:	7dbb      	ldrb	r3, [r7, #22]
 8002bde:	fa42 f303 	asr.w	r3, r2, r3
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d005      	beq.n	8002bf6 <LCD_ShowChar+0xf2>
 8002bea:	883a      	ldrh	r2, [r7, #0]
 8002bec:	88b9      	ldrh	r1, [r7, #4]
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff6f 	bl	8002ad4 <LCD_DrawPoint>
				x++;
 8002bf6:	88fb      	ldrh	r3, [r7, #6]
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8002bfc:	88fa      	ldrh	r2, [r7, #6]
 8002bfe:	8a7b      	ldrh	r3, [r7, #18]
 8002c00:	1ad2      	subs	r2, r2, r3
 8002c02:	7c7b      	ldrb	r3, [r7, #17]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d105      	bne.n	8002c14 <LCD_ShowChar+0x110>
				{
					x=x0;
 8002c08:	8a7b      	ldrh	r3, [r7, #18]
 8002c0a:	80fb      	strh	r3, [r7, #6]
					y++;
 8002c0c:	88bb      	ldrh	r3, [r7, #4]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	80bb      	strh	r3, [r7, #4]
					break;
 8002c12:	e005      	b.n	8002c20 <LCD_ShowChar+0x11c>
		for(t=0;t<8;t++)
 8002c14:	7dbb      	ldrb	r3, [r7, #22]
 8002c16:	3301      	adds	r3, #1
 8002c18:	75bb      	strb	r3, [r7, #22]
 8002c1a:	7dbb      	ldrb	r3, [r7, #22]
 8002c1c:	2b07      	cmp	r3, #7
 8002c1e:	d9c6      	bls.n	8002bae <LCD_ShowChar+0xaa>
	for(i=0;i<TypefaceNum;i++)
 8002c20:	8abb      	ldrh	r3, [r7, #20]
 8002c22:	3301      	adds	r3, #1
 8002c24:	82bb      	strh	r3, [r7, #20]
 8002c26:	8aba      	ldrh	r2, [r7, #20]
 8002c28:	89fb      	ldrh	r3, [r7, #14]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d3a3      	bcc.n	8002b76 <LCD_ShowChar+0x72>
 8002c2e:	e000      	b.n	8002c32 <LCD_ShowChar+0x12e>
		else return;
 8002c30:	bf00      	nop
				}
			}
		}
	}   	 	  
}
 8002c32:	371c      	adds	r7, #28
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd90      	pop	{r4, r7, pc}
 8002c38:	0800313c 	.word	0x0800313c
 8002c3c:	0800372c 	.word	0x0800372c

08002c40 <LCD_ShowString>:
                sizey �ֺ�
                mode:  0�ǵ���ģʽ  1����ģʽ
      ����ֵ��  ��
******************************************************************************/
void LCD_ShowString(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 8002c40:	b590      	push	{r4, r7, lr}
 8002c42:	b089      	sub	sp, #36	; 0x24
 8002c44:	af04      	add	r7, sp, #16
 8002c46:	60ba      	str	r2, [r7, #8]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	81fb      	strh	r3, [r7, #14]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	81bb      	strh	r3, [r7, #12]
 8002c52:	4613      	mov	r3, r2
 8002c54:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 8002c56:	e01a      	b.n	8002c8e <LCD_ShowString+0x4e>
	{       
		LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	781a      	ldrb	r2, [r3, #0]
 8002c5c:	88fc      	ldrh	r4, [r7, #6]
 8002c5e:	89b9      	ldrh	r1, [r7, #12]
 8002c60:	89f8      	ldrh	r0, [r7, #14]
 8002c62:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002c66:	9302      	str	r3, [sp, #8]
 8002c68:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c6c:	9301      	str	r3, [sp, #4]
 8002c6e:	8c3b      	ldrh	r3, [r7, #32]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	4623      	mov	r3, r4
 8002c74:	f7ff ff46 	bl	8002b04 <LCD_ShowChar>
		x+=sizey/2;
 8002c78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c7c:	085b      	lsrs	r3, r3, #1
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	89fb      	ldrh	r3, [r7, #14]
 8002c84:	4413      	add	r3, r2
 8002c86:	81fb      	strh	r3, [r7, #14]
		p++;
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1e0      	bne.n	8002c58 <LCD_ShowString+0x18>
	}  
}
 8002c96:	bf00      	nop
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd90      	pop	{r4, r7, pc}

08002ca0 <mypow>:
      ����˵������ʾ����
      ������ݣ�m������nָ��
      ����ֵ��  ��
******************************************************************************/
uint32_t mypow(uint8_t m,uint8_t n)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	460a      	mov	r2, r1
 8002caa:	71fb      	strb	r3, [r7, #7]
 8002cac:	4613      	mov	r3, r2
 8002cae:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;	 
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8002cb4:	e004      	b.n	8002cc0 <mypow+0x20>
 8002cb6:	79fa      	ldrb	r2, [r7, #7]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	fb02 f303 	mul.w	r3, r2, r3
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	79bb      	ldrb	r3, [r7, #6]
 8002cc2:	1e5a      	subs	r2, r3, #1
 8002cc4:	71ba      	strb	r2, [r7, #6]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f5      	bne.n	8002cb6 <mypow+0x16>
	return result;
 8002cca:	68fb      	ldr	r3, [r7, #12]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <LCD_ShowFloatNum1>:
                bc �ֵı���ɫ
                sizey �ֺ�
      ����ֵ��  ��
******************************************************************************/
void LCD_ShowFloatNum1(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{         	
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b08b      	sub	sp, #44	; 0x2c
 8002cdc:	af04      	add	r7, sp, #16
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4623      	mov	r3, r4
 8002cec:	81fb      	strh	r3, [r7, #14]
 8002cee:	4603      	mov	r3, r0
 8002cf0:	81bb      	strh	r3, [r7, #12]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	71fb      	strb	r3, [r7, #7]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8002cfa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002cfe:	085b      	lsrs	r3, r3, #1
 8002d00:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8002d02:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d06:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002de0 <LCD_ShowFloatNum1+0x108>
 8002d0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d12:	ee17 3a90 	vmov	r3, s15
 8002d16:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8002d18:	2300      	movs	r3, #0
 8002d1a:	75fb      	strb	r3, [r7, #23]
 8002d1c:	e057      	b.n	8002dce <LCD_ShowFloatNum1+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8002d1e:	8abc      	ldrh	r4, [r7, #20]
 8002d20:	79fa      	ldrb	r2, [r7, #7]
 8002d22:	7dfb      	ldrb	r3, [r7, #23]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	200a      	movs	r0, #10
 8002d30:	f7ff ffb6 	bl	8002ca0 <mypow>
 8002d34:	4603      	mov	r3, r0
 8002d36:	fbb4 f1f3 	udiv	r1, r4, r3
 8002d3a:	4b2a      	ldr	r3, [pc, #168]	; (8002de4 <LCD_ShowFloatNum1+0x10c>)
 8002d3c:	fba3 2301 	umull	r2, r3, r3, r1
 8002d40:	08da      	lsrs	r2, r3, #3
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	1aca      	subs	r2, r1, r3
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8002d50:	7dfa      	ldrb	r2, [r7, #23]
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	3b02      	subs	r3, #2
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d11d      	bne.n	8002d96 <LCD_ShowFloatNum1+0xbe>
		{
			LCD_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	3b02      	subs	r3, #2
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	7dbb      	ldrb	r3, [r7, #22]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	fb12 f303 	smulbb	r3, r2, r3
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	89fb      	ldrh	r3, [r7, #14]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	b298      	uxth	r0, r3
 8002d70:	88ba      	ldrh	r2, [r7, #4]
 8002d72:	89b9      	ldrh	r1, [r7, #12]
 8002d74:	2300      	movs	r3, #0
 8002d76:	9302      	str	r3, [sp, #8]
 8002d78:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002d7c:	9301      	str	r3, [sp, #4]
 8002d7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	4613      	mov	r3, r2
 8002d84:	222e      	movs	r2, #46	; 0x2e
 8002d86:	f7ff febd 	bl	8002b04 <LCD_ShowChar>
			t++;
 8002d8a:	7dfb      	ldrb	r3, [r7, #23]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	3301      	adds	r3, #1
 8002d94:	71fb      	strb	r3, [r7, #7]
		}
	 	LCD_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8002d96:	7dfb      	ldrb	r3, [r7, #23]
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	7dbb      	ldrb	r3, [r7, #22]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	fb12 f303 	smulbb	r3, r2, r3
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	89fb      	ldrh	r3, [r7, #14]
 8002da6:	4413      	add	r3, r2
 8002da8:	b298      	uxth	r0, r3
 8002daa:	7cfb      	ldrb	r3, [r7, #19]
 8002dac:	3330      	adds	r3, #48	; 0x30
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	88bc      	ldrh	r4, [r7, #4]
 8002db2:	89b9      	ldrh	r1, [r7, #12]
 8002db4:	2300      	movs	r3, #0
 8002db6:	9302      	str	r3, [sp, #8]
 8002db8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	4623      	mov	r3, r4
 8002dc4:	f7ff fe9e 	bl	8002b04 <LCD_ShowChar>
	for(t=0;t<len;t++)
 8002dc8:	7dfb      	ldrb	r3, [r7, #23]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	75fb      	strb	r3, [r7, #23]
 8002dce:	7dfa      	ldrb	r2, [r7, #23]
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d3a3      	bcc.n	8002d1e <LCD_ShowFloatNum1+0x46>
	}
}
 8002dd6:	bf00      	nop
 8002dd8:	bf00      	nop
 8002dda:	371c      	adds	r7, #28
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd90      	pop	{r4, r7, pc}
 8002de0:	42c80000 	.word	0x42c80000
 8002de4:	cccccccd 	.word	0xcccccccd

08002de8 <LCD_Writ_Bus>:
      ˵LCDд뺯
      ݣdat  ҪдĴ
      ֵ  
******************************************************************************/
void LCD_Writ_Bus(uint8_t dat) 
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(oled_spi,&dat,1,2);
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <LCD_Writ_Bus+0x20>)
 8002df4:	6818      	ldr	r0, [r3, #0]
 8002df6:	1df9      	adds	r1, r7, #7
 8002df8:	2302      	movs	r3, #2
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f7ff f8c5 	bl	8001f8a <HAL_SPI_Transmit>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	2000000c 	.word	0x2000000c

08002e0c <LCD_WR_DATA8>:
      ˵LCDд
      ݣdat д
      ֵ  
******************************************************************************/
void LCD_WR_DATA8(uint8_t dat)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
	LCD_Writ_Bus(dat);
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ffe5 	bl	8002de8 <LCD_Writ_Bus>
}
 8002e1e:	bf00      	nop
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <LCD_WR_DATA>:
      ˵LCDд
      ݣdat д
      ֵ  
******************************************************************************/
void LCD_WR_DATA(uint16_t dat)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b082      	sub	sp, #8
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	80fb      	strh	r3, [r7, #6]
	LCD_Writ_Bus(dat>>8);
 8002e30:	88fb      	ldrh	r3, [r7, #6]
 8002e32:	0a1b      	lsrs	r3, r3, #8
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ffd5 	bl	8002de8 <LCD_Writ_Bus>
	LCD_Writ_Bus(dat);
 8002e3e:	88fb      	ldrh	r3, [r7, #6]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff ffd0 	bl	8002de8 <LCD_Writ_Bus>
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <LCD_WR_REG>:
      ˵LCDд
      ݣdat д
      ֵ  
******************************************************************************/
void LCD_WR_REG(uint8_t dat)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Clr();//д
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2180      	movs	r1, #128	; 0x80
 8002e5e:	4808      	ldr	r0, [pc, #32]	; (8002e80 <LCD_WR_REG+0x30>)
 8002e60:	f7fe f9ac 	bl	80011bc <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff ffbe 	bl	8002de8 <LCD_Writ_Bus>
	LCD_DC_Set();//д
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	2180      	movs	r1, #128	; 0x80
 8002e70:	4803      	ldr	r0, [pc, #12]	; (8002e80 <LCD_WR_REG+0x30>)
 8002e72:	f7fe f9a3 	bl	80011bc <HAL_GPIO_WritePin>
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40021c00 	.word	0x40021c00

08002e84 <LCD_Address_Set>:
      ݣx1,x2 еʼͽַ
                y1,y2 еʼͽַ
      ֵ  
******************************************************************************/
void LCD_Address_Set(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8002e84:	b590      	push	{r4, r7, lr}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4604      	mov	r4, r0
 8002e8c:	4608      	mov	r0, r1
 8002e8e:	4611      	mov	r1, r2
 8002e90:	461a      	mov	r2, r3
 8002e92:	4623      	mov	r3, r4
 8002e94:	80fb      	strh	r3, [r7, #6]
 8002e96:	4603      	mov	r3, r0
 8002e98:	80bb      	strh	r3, [r7, #4]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	807b      	strh	r3, [r7, #2]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	803b      	strh	r3, [r7, #0]
	if(USE_HORIZONTAL==0)
	{
		LCD_WR_REG(0x2a);//еַ
 8002ea2:	202a      	movs	r0, #42	; 0x2a
 8002ea4:	f7ff ffd4 	bl	8002e50 <LCD_WR_REG>
		LCD_WR_DATA(x1);
 8002ea8:	88fb      	ldrh	r3, [r7, #6]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff ffbb 	bl	8002e26 <LCD_WR_DATA>
		LCD_WR_DATA(x2);
 8002eb0:	887b      	ldrh	r3, [r7, #2]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ffb7 	bl	8002e26 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);//еַ
 8002eb8:	202b      	movs	r0, #43	; 0x2b
 8002eba:	f7ff ffc9 	bl	8002e50 <LCD_WR_REG>
		LCD_WR_DATA(y1);
 8002ebe:	88bb      	ldrh	r3, [r7, #4]
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff ffb0 	bl	8002e26 <LCD_WR_DATA>
		LCD_WR_DATA(y2);
 8002ec6:	883b      	ldrh	r3, [r7, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ffac 	bl	8002e26 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);//д
 8002ece:	202c      	movs	r0, #44	; 0x2c
 8002ed0:	f7ff ffbe 	bl	8002e50 <LCD_WR_REG>
		LCD_WR_REG(0x2b);//еַ
		LCD_WR_DATA(y1);
		LCD_WR_DATA(y2);
		LCD_WR_REG(0x2c);//д
	}
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd90      	pop	{r4, r7, pc}

08002edc <LCD_Init>:

void LCD_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
//	LCD_GPIO_Init();//ʼGPIO
	
	LCD_RES_Clr();//λ
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ee6:	4866      	ldr	r0, [pc, #408]	; (8003080 <LCD_Init+0x1a4>)
 8002ee8:	f7fe f968 	bl	80011bc <HAL_GPIO_WritePin>
	delay_ms(400);
 8002eec:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002ef0:	f7ff fba2 	bl	8002638 <delay_ms>
	LCD_RES_Set();
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002efa:	4861      	ldr	r0, [pc, #388]	; (8003080 <LCD_Init+0x1a4>)
 8002efc:	f7fe f95e 	bl	80011bc <HAL_GPIO_WritePin>
	delay_ms(200);
 8002f00:	20c8      	movs	r0, #200	; 0xc8
 8002f02:	f7ff fb99 	bl	8002638 <delay_ms>
	
	LCD_BLK_Set();//򿪱
  delay_ms(100);
 8002f06:	2064      	movs	r0, #100	; 0x64
 8002f08:	f7ff fb96 	bl	8002638 <delay_ms>
	
	//************* Start Initial Sequence **********//
	LCD_WR_REG(0x11); //Sleep out 
 8002f0c:	2011      	movs	r0, #17
 8002f0e:	f7ff ff9f 	bl	8002e50 <LCD_WR_REG>
	delay_ms(120);              //Delay 120ms 
 8002f12:	2078      	movs	r0, #120	; 0x78
 8002f14:	f7ff fb90 	bl	8002638 <delay_ms>
	//************* Start Initial Sequence **********// 
	LCD_WR_REG(0x36);
 8002f18:	2036      	movs	r0, #54	; 0x36
 8002f1a:	f7ff ff99 	bl	8002e50 <LCD_WR_REG>
	if(USE_HORIZONTAL==0)LCD_WR_DATA8(0x00);
 8002f1e:	2000      	movs	r0, #0
 8002f20:	f7ff ff74 	bl	8002e0c <LCD_WR_DATA8>
	else if(USE_HORIZONTAL==1)LCD_WR_DATA8(0xC0);
	else if(USE_HORIZONTAL==2)LCD_WR_DATA8(0x70);
	else LCD_WR_DATA8(0xA0);

	LCD_WR_REG(0x3A); 
 8002f24:	203a      	movs	r0, #58	; 0x3a
 8002f26:	f7ff ff93 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8002f2a:	2005      	movs	r0, #5
 8002f2c:	f7ff ff6e 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xB2);
 8002f30:	20b2      	movs	r0, #178	; 0xb2
 8002f32:	f7ff ff8d 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x0C);
 8002f36:	200c      	movs	r0, #12
 8002f38:	f7ff ff68 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 8002f3c:	200c      	movs	r0, #12
 8002f3e:	f7ff ff65 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8002f42:	2000      	movs	r0, #0
 8002f44:	f7ff ff62 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33);
 8002f48:	2033      	movs	r0, #51	; 0x33
 8002f4a:	f7ff ff5f 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33); 
 8002f4e:	2033      	movs	r0, #51	; 0x33
 8002f50:	f7ff ff5c 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xB7); 
 8002f54:	20b7      	movs	r0, #183	; 0xb7
 8002f56:	f7ff ff7b 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x35);  
 8002f5a:	2035      	movs	r0, #53	; 0x35
 8002f5c:	f7ff ff56 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xBB);
 8002f60:	20bb      	movs	r0, #187	; 0xbb
 8002f62:	f7ff ff75 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x19);
 8002f66:	2019      	movs	r0, #25
 8002f68:	f7ff ff50 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xC0);
 8002f6c:	20c0      	movs	r0, #192	; 0xc0
 8002f6e:	f7ff ff6f 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x2C);
 8002f72:	202c      	movs	r0, #44	; 0x2c
 8002f74:	f7ff ff4a 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xC2);
 8002f78:	20c2      	movs	r0, #194	; 0xc2
 8002f7a:	f7ff ff69 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x01);
 8002f7e:	2001      	movs	r0, #1
 8002f80:	f7ff ff44 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xC3);
 8002f84:	20c3      	movs	r0, #195	; 0xc3
 8002f86:	f7ff ff63 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x12);   
 8002f8a:	2012      	movs	r0, #18
 8002f8c:	f7ff ff3e 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xC4);
 8002f90:	20c4      	movs	r0, #196	; 0xc4
 8002f92:	f7ff ff5d 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x20);  
 8002f96:	2020      	movs	r0, #32
 8002f98:	f7ff ff38 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xC6); 
 8002f9c:	20c6      	movs	r0, #198	; 0xc6
 8002f9e:	f7ff ff57 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0x0F);    
 8002fa2:	200f      	movs	r0, #15
 8002fa4:	f7ff ff32 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xD0); 
 8002fa8:	20d0      	movs	r0, #208	; 0xd0
 8002faa:	f7ff ff51 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0xA4);
 8002fae:	20a4      	movs	r0, #164	; 0xa4
 8002fb0:	f7ff ff2c 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0xA1);
 8002fb4:	20a1      	movs	r0, #161	; 0xa1
 8002fb6:	f7ff ff29 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xE0);
 8002fba:	20e0      	movs	r0, #224	; 0xe0
 8002fbc:	f7ff ff48 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 8002fc0:	20d0      	movs	r0, #208	; 0xd0
 8002fc2:	f7ff ff23 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 8002fc6:	2004      	movs	r0, #4
 8002fc8:	f7ff ff20 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 8002fcc:	200d      	movs	r0, #13
 8002fce:	f7ff ff1d 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 8002fd2:	2011      	movs	r0, #17
 8002fd4:	f7ff ff1a 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 8002fd8:	2013      	movs	r0, #19
 8002fda:	f7ff ff17 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2B);
 8002fde:	202b      	movs	r0, #43	; 0x2b
 8002fe0:	f7ff ff14 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 8002fe4:	203f      	movs	r0, #63	; 0x3f
 8002fe6:	f7ff ff11 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x54);
 8002fea:	2054      	movs	r0, #84	; 0x54
 8002fec:	f7ff ff0e 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x4C);
 8002ff0:	204c      	movs	r0, #76	; 0x4c
 8002ff2:	f7ff ff0b 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x18);
 8002ff6:	2018      	movs	r0, #24
 8002ff8:	f7ff ff08 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 8002ffc:	200d      	movs	r0, #13
 8002ffe:	f7ff ff05 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0B);
 8003002:	200b      	movs	r0, #11
 8003004:	f7ff ff02 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 8003008:	201f      	movs	r0, #31
 800300a:	f7ff feff 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800300e:	2023      	movs	r0, #35	; 0x23
 8003010:	f7ff fefc 	bl	8002e0c <LCD_WR_DATA8>

	LCD_WR_REG(0xE1);
 8003014:	20e1      	movs	r0, #225	; 0xe1
 8003016:	f7ff ff1b 	bl	8002e50 <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800301a:	20d0      	movs	r0, #208	; 0xd0
 800301c:	f7ff fef6 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 8003020:	2004      	movs	r0, #4
 8003022:	f7ff fef3 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 8003026:	200c      	movs	r0, #12
 8003028:	f7ff fef0 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800302c:	2011      	movs	r0, #17
 800302e:	f7ff feed 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 8003032:	2013      	movs	r0, #19
 8003034:	f7ff feea 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2C);
 8003038:	202c      	movs	r0, #44	; 0x2c
 800303a:	f7ff fee7 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800303e:	203f      	movs	r0, #63	; 0x3f
 8003040:	f7ff fee4 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x44);
 8003044:	2044      	movs	r0, #68	; 0x44
 8003046:	f7ff fee1 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x51);
 800304a:	2051      	movs	r0, #81	; 0x51
 800304c:	f7ff fede 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2F);
 8003050:	202f      	movs	r0, #47	; 0x2f
 8003052:	f7ff fedb 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 8003056:	201f      	movs	r0, #31
 8003058:	f7ff fed8 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800305c:	201f      	movs	r0, #31
 800305e:	f7ff fed5 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x20);
 8003062:	2020      	movs	r0, #32
 8003064:	f7ff fed2 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 8003068:	2023      	movs	r0, #35	; 0x23
 800306a:	f7ff fecf 	bl	8002e0c <LCD_WR_DATA8>
	LCD_WR_REG(0x21); 
 800306e:	2021      	movs	r0, #33	; 0x21
 8003070:	f7ff feee 	bl	8002e50 <LCD_WR_REG>

	LCD_WR_REG(0x29); 
 8003074:	2029      	movs	r0, #41	; 0x29
 8003076:	f7ff feeb 	bl	8002e50 <LCD_WR_REG>
} 
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40021c00 	.word	0x40021c00

08003084 <__libc_init_array>:
 8003084:	b570      	push	{r4, r5, r6, lr}
 8003086:	4d0d      	ldr	r5, [pc, #52]	; (80030bc <__libc_init_array+0x38>)
 8003088:	4c0d      	ldr	r4, [pc, #52]	; (80030c0 <__libc_init_array+0x3c>)
 800308a:	1b64      	subs	r4, r4, r5
 800308c:	10a4      	asrs	r4, r4, #2
 800308e:	2600      	movs	r6, #0
 8003090:	42a6      	cmp	r6, r4
 8003092:	d109      	bne.n	80030a8 <__libc_init_array+0x24>
 8003094:	4d0b      	ldr	r5, [pc, #44]	; (80030c4 <__libc_init_array+0x40>)
 8003096:	4c0c      	ldr	r4, [pc, #48]	; (80030c8 <__libc_init_array+0x44>)
 8003098:	f000 f820 	bl	80030dc <_init>
 800309c:	1b64      	subs	r4, r4, r5
 800309e:	10a4      	asrs	r4, r4, #2
 80030a0:	2600      	movs	r6, #0
 80030a2:	42a6      	cmp	r6, r4
 80030a4:	d105      	bne.n	80030b2 <__libc_init_array+0x2e>
 80030a6:	bd70      	pop	{r4, r5, r6, pc}
 80030a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80030ac:	4798      	blx	r3
 80030ae:	3601      	adds	r6, #1
 80030b0:	e7ee      	b.n	8003090 <__libc_init_array+0xc>
 80030b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030b6:	4798      	blx	r3
 80030b8:	3601      	adds	r6, #1
 80030ba:	e7f2      	b.n	80030a2 <__libc_init_array+0x1e>
 80030bc:	08004ef4 	.word	0x08004ef4
 80030c0:	08004ef4 	.word	0x08004ef4
 80030c4:	08004ef4 	.word	0x08004ef4
 80030c8:	08004ef8 	.word	0x08004ef8

080030cc <memset>:
 80030cc:	4402      	add	r2, r0
 80030ce:	4603      	mov	r3, r0
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d100      	bne.n	80030d6 <memset+0xa>
 80030d4:	4770      	bx	lr
 80030d6:	f803 1b01 	strb.w	r1, [r3], #1
 80030da:	e7f9      	b.n	80030d0 <memset+0x4>

080030dc <_init>:
 80030dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030de:	bf00      	nop
 80030e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030e2:	bc08      	pop	{r3}
 80030e4:	469e      	mov	lr, r3
 80030e6:	4770      	bx	lr

080030e8 <_fini>:
 80030e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ea:	bf00      	nop
 80030ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ee:	bc08      	pop	{r3}
 80030f0:	469e      	mov	lr, r3
 80030f2:	4770      	bx	lr
