{
    "BENCHMARKS": {
        "vga_lcd": {
            "design":"RTL_Benchmark/VHDL/iwls2005_design/vga_lcd/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        }
    }
}