{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707681715953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707681715954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 22:01:55 2024 " "Processing started: Sun Feb 11 22:01:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707681715954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707681715954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2-1 -c Q2-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2-1 -c Q2-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707681715954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707681716249 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \";\" half_sub.v(3) " "Verilog HDL syntax error at half_sub.v(3) near text \"assign\";  expecting \";\"" {  } { { "half_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/01/half_sub.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1707681716285 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "half_sub half_sub.v(1) " "Ignored design unit \"half_sub\" at half_sub.v(1) due to previous errors" {  } { { "half_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/01/half_sub.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1707681716285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sub.v 0 0 " "Found 0 design units, including 0 entities, in source file half_sub.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707681716286 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707681716330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 11 22:01:56 2024 " "Processing ended: Sun Feb 11 22:01:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707681716330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707681716330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707681716330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707681716330 ""}
