0,0 fs,debug,,,Test Runner,Entering test runner setup phase.
1,0 fs,debug,,,Test Runner,Passed test runner setup phase entry gate.
2,0 fs,debug,,,Test Runner,Passed test runner setup phase exit gate.
3,0 fs,debug,,,Test Runner,Entering test suite setup phase.
4,0 fs,debug,,,Test Runner,Passed test suite setup phase entry gate.
5,0 fs,debug,,,Test Runner,Entering test case setup phase.
6,0 fs,info,,,Test Runner,Test case: Test should pass on zeros and ones
7,0 fs,debug,,,Test Runner,Entering test case setup phase.
8,0 fs,info,,,Test Runner,Test case: Test should fail on all std logic values except zero and one
9,0 fs,debug,,,Test Runner,Entering test case setup phase.
10,0 fs,info,,,Test Runner,Test case: Test should be possible to use concurrently
11,581000000 fs,debug,,,Test Runner,Entering test case setup phase.
12,581000000 fs,info,,,Test Runner,Test case: Test should be possible to use concurrently with negative active clock edge
13,1156000000 fs,debug,,,Test Runner,Entering test case setup phase.
14,1156000000 fs,info,,,Test Runner,Test case: Test should be possible to use concurrently with custom checker
15,1731000000 fs,debug,,,Test Runner,Entering test case setup phase.
16,1731000000 fs,info,,,Test Runner,Test case: Test should handle reversed and or offset expressions
17,1731000000 fs,debug,,,Test Runner,Entering test suite cleanup phase.
18,1731000000 fs,debug,,,Test Runner,Entering test runner cleanup phase.
19,1731000000 fs,debug,,,Test Runner,Passed test runner cleanup phase entry gate.
20,1731000000 fs,debug,,,Test Runner,Passed test runner cleanup phase exit gate.
21,1731000000 fs,debug,,,Test Runner,Entering test runner exit phase.
