-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Oct 13 14:27:49 2023
-- Host        : LAPTOP-03UPN56G running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rom_vga_sim_netlist.vhdl
-- Design      : rom_vga
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(0),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(0),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(0),
      O => douta(0)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(1),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(1),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(1),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(2),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(2),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(2),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(3),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(3),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(3),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(4),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(4),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(4),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(5),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(5),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(5),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(6),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(6),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(6),
      O => douta(6)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(7),
      I2 => sel_pipe(2),
      I3 => \douta[8]\(7),
      I4 => sel_pipe(1),
      I5 => \douta[8]_0\(7),
      O => douta(7)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOPADOP(0),
      I2 => sel_pipe(2),
      I3 => \douta[9]\(0),
      I4 => sel_pipe(1),
      I5 => \douta[9]_0\(0),
      O => douta(8)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFE5FFFBF8F3FFFFFFFFFFFFFFFCFFFEFFEF7FFFFFFFFFFFFFFFFF37FFF",
      INIT_01 => X"EFFCAD8FFFFFFFFFFFFFFFFFFDBFB9CCFFFFFFFFFFFFFFFF1FDFF5053FFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFF3FF77FFFFFFFFFFFFFFFFFEFFEFBCBFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFF7FF78FFF",
      INIT_04 => X"E039BFFDFE1FFFFFFFFFFFFDE2B7FFFFFBFFFFFFFFFFFFFFDCFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFBE7FFF4DD7FFABFFFFFFFFFFFBE000597F6814FFFFFFFFFFFFCF",
      INIT_06 => X"F7FFBFFFF7FFFFC7FFFFFFFF95DFF3FFFD7FFFF87FFFFFFFFFDE1AFFFE2C7FFE",
      INIT_07 => X"3F1FCFFFFFFFFFEFFFFFFFFFF943F7FFFFFFF8FEFFFFFFFFFFF1FEBFFFFFFF27",
      INIT_08 => X"FFFF9FFFFFE17FFFFFDFFFFFFFFFFE7C7FFFFFF7FD7FFFFFFFFFFFF547FFFFFE",
      INIT_09 => X"FEEFFFFEBFFFFFFFFFFFFFFFFFCFFFFDE7FFFFFFFFFFFFFFFDFFEFFF3CFFFFFF",
      INIT_0A => X"FFFFFFFEEFFFFF7FBFFFCF7FFFFFFFFFCE7FFFEFFEFFFDEBFFFFFFFFFFFFFFFD",
      INIT_0B => X"FF85FBFFFCFFFFFFFFFFF7FDFFFFEFFBFFCFFFFFFFFFFE3F9FFFFEFE7FFCF3FF",
      INIT_0C => X"3FFFFFFFFF80F7FFFE7FEFF9FFFFFFFFFFEC0F7FD36D7BFFFFFFFFFFFFFEF0E7",
      INIT_0D => X"1EFE7F7FFFFDFEBFFFFFFFFEC0F7F7FF7FFDFFFFFFFFFFFFD8077FFFF3FFFFBF",
      INIT_0E => X"FFC7FFFFFFF91DFFFDE279FFFFFE7FFFFFFFF7E7A6AF9BBFFE9FEBFFFFFFFFFE",
      INIT_0F => X"FF7FFFFE17FFFFFFCFFFFFFFBFF7FFFFE873FFFFFD7FFFFFFFDF9FFFFB9FFFFF",
      INIT_10 => X"FFFFFDFFFFFFFFFF3FFFFFAEFFFFFF3FFFFFFF7FF3FFFFFBEFFFFFFBFFFFFFFF",
      INIT_11 => X"FFFFF3FFFFFEF7FFFFF3FFFFFFFFFF7FFFFFFDFFFFFFBFFFFFFFFFFBFFFFFEAF",
      INIT_12 => X"FFE7FAEBBFFFFFFFFFF9FFFFFEFCFFD937FFFFFFFFFF9FFFFFEFFFFEB6FFFFFF",
      INIT_13 => X"FFFFFFFFEFFFFFFFF135F97FFFFFFFFFFEFFFFFBFE2F0F55FFFFFFFFFFDFFFFF",
      INIT_14 => X"FCFFF3FDFFE1FFFFFFFFDFFBFFF7FF7FE7FE1FFFFFFFFFFFFFFFFFFE07BFC1FF",
      INIT_15 => X"1FFFFFFFF25FFF0FFFF9FF7FC3FFFFFFFF77FF8F6FFF7FEFFE1FFFFFFFFBFFF3",
      INIT_16 => X"73FFFFFFD7FFEEFFFFFFFFF81FFFFFFFFBFF7F55FFFFFFFFE3FFFFFFFFEFFBF1",
      INIT_17 => X"FFFFFFFFFFFFD0023FFEFFF1FFFF2FFFFFFFFE01FFFFFFFD3FFF2FFFFFFFFFC0",
      INIT_18 => X"FE80000005FEFFFFFEBFFFFFFFD000000027FFFFFFE7FFFFFFFD0003E7BA7F1F",
      INIT_19 => X"DF951FF7FFFFFFFF4000000FFDF9F3FF7FFFFFFFE00000005FFBEEFFF7FFFFFF",
      INIT_1A => X"FFFFFD800002FFDFFF8FF7FFFFFFFFF0000007FCFDF3FF7FFFFFFFFA0000007F",
      INIT_1B => X"7FFEBFF7FFBFFFFFFFFF900017FFF3FF9FF5FFFFFFFFE80000DFFC7FFCFF7FFF",
      INIT_1C => X"FFFFFFFFFFE82FFFFF7FF3FFBFFFFFFFFFF47D3FFFFBFE3FFBFFFFFFFFFC0001",
      INIT_1D => X"FFFFFFFD7FFFF5FFFFFFFFFFFFFFFFFF97FFFF7FFFFFFFFFFFFFFFFFFEFDFFFF",
      INIT_1E => X"FFEFFFFFFFFFFFFFFFFFFDBFFFFBFFFFFFFFFFFFFFFFFFCBFFFF9FFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFF73FFFFE7FFFFFAFFFFFFFFFFFD3FFFFDFFFFFFFFFFFFFFFFFFBBFF",
      INIT_20 => X"FFFFFFFFFFFFE6FFFFFFFFFF97FFFFFFFFFFF9DFFFFFFFFFE47FFFFEFFFFFFFF",
      INIT_21 => X"FFFD3C5EF174E7FFFFFF5FFFFFFEB77FFFFE31EFFFFFF7FFFFFF9B7FFFFFF85C",
      INIT_22 => X"FFFFFFFFF7FFFFFF4FEFC00FFFFFFFFFFF7FFFFFFFF8CFFFC87F3FFFFFF7FFFF",
      INIT_23 => X"FFFF7FFFFE9FFFFFFFFFFFF5FFFFFFFFFFE7FFFFFFFFFFFF7FFFFFDDFF2BFFFF",
      INIT_24 => X"BFFFFFFFFFFEBFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFF7F",
      INIT_25 => X"F7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFF",
      INIT_26 => X"FFFFEFFFFFFFFF8FFFFFFFFFFFFFFCFFFFFFFFFAFFFFFFFFFFFFFFBFFFFFFFFF",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFF7FFFBF8F8FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF7CB7FDF",
      INITP_01 => X"CFFF07D7FFFFFFFFFFFFFFFFFDFF7FF4FFFFFFFFFFFFFFFF1FDBF4F93FFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFDFDEBFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF",
      INITP_04 => X"E0393FFAFF1FFFFFFFFFFFFFE58CFFFFFC3FFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INITP_05 => X"5FFFFFFFFFFFFFFFFF8997FFCFFFFFFFFFFFFFFFFFD9FE6FF4FFFFFFFFFFFFDE",
      INITP_06 => X"F0003FFFFFFFFFE7FFFFFFFFF3A007FFFE3FFFFC7FFFFFFFFFEF7FFFFFA5FFFF",
      INITP_07 => X"3FBF8FFFFFFFFFE0007FFFFFFE0FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFF87",
      INITP_08 => X"FFFFFFFFFFF0FFFFF7FFFFFFFFFFF8FFFFFFFFEFFEFFFFFFFFFFFE0C7FFFFFFF",
      INITP_09 => X"01FFFFFFBFFFFFFFFFFFFFFFE03FFFFBE7FFFFFFFFFFFFFFFF03FFFFFEFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFC06FFFDF7FFFFFFFFFF1FFFFE00FFFFDFBFFFFFFFFFFFFFFFE",
      INITP_0B => X"FF87A7BFFDF3FFFFFFFFFEBFFFFFF03FFFDF3FFFFFFFFF7FDFFFFD03FFFFF7FF",
      INITP_0C => X"7FFFFFFFFF80FFFDFEFFEFFBF3FFFFFFFFFC0FFFEFDEFDFFFF3FFFFFFFFFE1EF",
      INITP_0D => X"1EFF797BFFEEFFBFFFFFFFFFE07FF7FFFFFBF7FFFFFFFFFFF807FFBFF7FF7FBF",
      INITP_0E => X"FFEFFFFFFFFEFF0006F3FBFFFFFE7FFFFFFFFEF31E7E07BFFFFFFBFFFFFFFFFD",
      INITP_0F => X"FF0000006FFFFFFFCFFFFFFFFFFC00003E7BFFFFFFFFFFFFFF3FA0000F4FBFFF",
      INIT_00 => X"6565B322CCBB1A221A223BCC55441A1AD5656565656565B32222CC6565656565",
      INIT_01 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_02 => X"D44C4CCCD55D6565656565656565656565656565656565656565656565656565",
      INIT_03 => X"655DAB1A22222222222222226565656565655DAB22B36565656565656565655D",
      INIT_04 => X"6565656565656565656565656565656565656565656565656565656565655D5D",
      INIT_05 => X"9A1A22CCE5656565656565656565656565656565656565656565656565656565",
      INIT_06 => X"44B3AB221A2222B36565656565655D2222446565656565656544221A99919191",
      INIT_07 => X"6565656565656565656565656565656565656565656565656565656565656555",
      INIT_08 => X"22445D6565656565656565656565656565656565656565656565656565656565",
      INIT_09 => X"D5443C5D656565656565D52222CC65656565656522911AA22B2BAB2B2BA21A91",
      INIT_0A => X"6565656565656565656565656565656565656565656565656565656565655D5D",
      INIT_0B => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_0C => X"656565656565441A2255656565656565A2ABB3B3B3B3ABB3B3B3B32BA29122D5",
      INIT_0D => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_0E => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_0F => X"6565CC9AB35D656565656565B3B3B3BC44D5D5CD44BBABB3B32B1A9A4C656565",
      INIT_10 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_11 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_12 => X"6565656565656565B3B3DDF7FFFFFFFFFFF7DDB3B3B3ABA29144656565656565",
      INIT_13 => X"656565656565656565656565656565656565656565656565656565656565655D",
      INIT_14 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_15 => X"65656565BC6FFFFFFFFFFFFFFFFFFF6EBCB3B3B3A291CC656565656565656565",
      INIT_16 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_17 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_18 => X"F7FFFFFFFFFFFFFFFFFFFFFF77BBB3B3B31A1A5D656565656565656565656565",
      INIT_19 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_1A => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_1B => X"FFFFFFFFFFFFFFFFFF66ABB3B3AB993365656565656565656565656565656565",
      INIT_1C => X"65656565656565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_1D => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_1E => X"FFFFFFFFFFFFD5ABB3B32B915D65656565656565656565656565656565656565",
      INIT_1F => X"656565656565656565656565656565656565656565656565FFFFFFFFFFFFFFFF",
      INIT_20 => X"6565656565656565656565656565656565656565656565656565656565656565",
      INIT_21 => X"FFFF6FB3B3B3AB1A336565656565656565656565656565656565656565656565",
      INIT_22 => X"6565656565656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"656565E5655DCC4C4CCC5D65E565656565656565656565656565656565656565",
      INIT_24 => X"B3B3B31A1A55CCC433ABAAAA33BB4CCC5D65E565656565656565656565656565",
      INIT_25 => X"65656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFF6FB3",
      INIT_26 => X"999191919991919AAB44D5656565656565656565656565656565656565656565",
      INIT_27 => X"9191911A1A1A1A1A1A1A9991911AABBB4CD55D6565656565656565655DD4BCAA",
      INIT_28 => X"656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFDEABB3B3B3A2",
      INIT_29 => X"ABAB2B2A1A911AAB5D6565656565656565656565656565656565656565656565",
      INIT_2A => X"ABB3B3B3ABB3B3AB2B2A1A91911A1A3B556565656565654C1A9991A2222BABAB",
      INIT_2B => X"6565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFF77B3B3B3B3B3AB2B2BABB3",
      INIT_2C => X"B3ABA21A91BC5D65656565656565656565656565656565656565656565656565",
      INIT_2D => X"B3B3B3B3B3B3B3B32BA21A1A91AA445D65CCAB911A22B3B3B3B3B3B3B3B3B3B3",
      INIT_2E => X"65656565FFFFFFFFFFFFFFFFFFFFFFFF6EBCB3B3B3B3B3ABB3B3B3B3B3B3B3B3",
      INIT_2F => X"A291225D65656565656565656565656565656565656565656565656565656565",
      INIT_30 => X"B3B3B3B3B3B3B3AB2BA2911AAA991A2BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFF74CB3B3B32BA21109080809992BB3B3B3B3B3B3B3B3",
      INIT_32 => X"D565656565656565656565656565656565656565656565656565656565656565",
      INIT_33 => X"B3B3B3B3B3B3B3A21AA2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B1A22",
      INIT_34 => X"FFF7776EE64CABB3B3A2118088888888888888881AB3B3B3B3B3B3B3B3B3B3B3",
      INIT_35 => X"65656565656565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_36 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B1A1A5D6565",
      INIT_37 => X"B3B3B3B3A28888888888888888888888889AB3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_38 => X"656565656565656565656565656565656565656565656565BCD5D54D3CB3B3B3",
      INIT_39 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B992B656565656565",
      INIT_3A => X"8088888888888888888888888891B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_3B => X"6565656565656565656565656565656565656565B3ABABABB3B3B3B3B3B3B32B",
      INIT_3C => X"B3B3B3B3B3ABAB44D5DDD53CABB3B3B3B3B3B3B32B91BB656565656565656565",
      INIT_3D => X"88888880888888888891B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_3E => X"65656565656565656565656565656565B3B3B3B3B3B3B3B3B3B3B31A88888888",
      INIT_3F => X"3CDEFFFFFFFFFFFFF7D5BCB3B3B3B3B3B3A21AD5656565656565656565656565",
      INIT_40 => X"229191111122B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3AB",
      INIT_41 => X"656565656565656565656565B3B3B3B3B3B3B3B3B3B3B3A288888888099122A2",
      INIT_42 => X"FFFFFFFFFFFF7744ABB3B3B3B3B3913365656565656565656565656565656565",
      INIT_43 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B344F7FFFFFF",
      INIT_44 => X"6565656565656565B3B3B3B3B3B3B3B3B3B3B3B3918088A2ABB3B3B3B3B3B3AB",
      INIT_45 => X"FFFFFFFF44B3B3B3B3B32B915D65656565656565656565656565656565656565",
      INIT_46 => X"B3B3B3B3B3B3B3B3B3B3B32B9A1A1AA22BB3B3B3B3B3B36EFFFFFFFFFFFFFFFF",
      INIT_47 => X"65656565B3B3B3B3B3B3B3B3B3B3B3B3B32B2BB3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_48 => X"F7BCB3B3B3B3B31A336565656565656565656565656565656565656565656565",
      INIT_49 => X"B3B3B3B3B3B32B08888888888819B3B3B3B3B3F7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_4B => X"B3B3B3A21A5D6565656565656565656565656565656565656565656565656565",
      INIT_4C => X"B3B32A88888888888888112BB3B3B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDABB3",
      INIT_4D => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_4E => X"99D56565656565656565656565656565656565656565656565656565B3B3B3B3",
      INIT_4F => X"8888888888888811B3B3B377FFFFFFFFFFFFFFFFFFFFFFFFFFFFB3B3B3B3B32B",
      INIT_50 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B88",
      INIT_51 => X"656565656565656565656565656565656565656565656565B3B3B3B3B3B3B3B3",
      INIT_52 => X"8888888899B3B366FFFFFFFFFFFFFFFFFFFFFFFFFFFF4DB3B3B3B32B91446565",
      INIT_53 => X"B3B3B3BC444444BCB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B31A88888888",
      INIT_54 => X"6565656565656565656565656565656565656565B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_55 => X"882BB344FFFFFFFFFFFFFFFFFFFFFFFFFFFFDEABB3B3B3B31ABB656565656565",
      INIT_56 => X"FFFFFFF76EB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B91808888888888",
      INIT_57 => X"65656565656565656565656565656565B3B3B3B3B3B3B3B3B3B3B3B3B3B366F7",
      INIT_58 => X"66FFFFFFFFFFFFFFFFFFFFFFFFFF66ABB3B3B3B31A3365656565656565656565",
      INIT_59 => X"FFF73CB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A2118888888888A2B3AB",
      INIT_5A => X"656565656565656565656565B3B3B3B3B3B3B3B3B3B3B3AB4477FFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFE6ABB3B3B3B3A2AAE565656565656565656565656565",
      INIT_5C => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A288888888A2B3B3B377FFFF",
      INIT_5D => X"6565656565656565B3B3B3B3B3B3B3B3B3B3B3BBF7FFFFEEBBAADDFFFFFF77BB",
      INIT_5E => X"FFFFFFFFFFFF4DB3B3B3B3B3A222E56565656565656565656565656565656565",
      INIT_5F => X"B3B3B3B3B3B3B3B3B33C44443CB3B3B3B3A20888882BB3B3B34CFFFFFFFFFFFF",
      INIT_60 => X"65656565B3B3B3B3B3B3B3B3B3B3B366FFFFDD8800000033FFFFFFCDB3B3B3B3",
      INIT_61 => X"FFFFB3B3B3B3B3B3A222E5656565656565656565656565656565656565656565",
      INIT_62 => X"B3B3AB446FF7FFFFF76E44ABB3B32BA22BB3B3B3B3AB44FFFFFFFFFFFFFFFFFF",
      INIT_63 => X"B3B3B3B3B3B3B3B3B3B3B377FFFF000000000000DDFFFF6EABB3B3B3B3B3B3B3",
      INIT_64 => X"B3B3B3B3A2AAE565656565656565656565656565656565656565656565656565",
      INIT_65 => X"FFFFFFFFFFFFFFD5ABB3B3B3B3B3B3B3B3B3B3D5FFFFFFFFFFFFFFFFFFE6ABB3",
      INIT_66 => X"B3B3B3B3B3B3BBFFFF66000000000000BBFFFFFFABB3B3B3B3B3B3B3B3B3DDFF",
      INIT_67 => X"1A336565656565656565656565656565656565656565656565656565B3B3B3B3",
      INIT_68 => X"FFFFFFFFD5ABB3B3B3B3B3B3B3B3B3B344FFFFFFFFFFFFFFFF44B3B3B3B3B3B3",
      INIT_69 => X"B3B3BCFFFF6600000000000044FFFFFFABB3B3B3B3B3B3B3B3DDFFFFFFFFFFFF",
      INIT_6A => X"656565656565656565656565656565656565656565656565B3B3B3B3B3B3B3B3",
      INIT_6B => X"77B3B3B3B3B3B3B3B3B3B3B3B3446FFFFFFFFFFFD5B3B3B3B3B3B3B399BB6565",
      INIT_6C => X"FFFF110000000000EEFFFF6EABB3B3B3B3B3B3B33CFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"6565656565656565656565656565656565656565B3B3B3B3B3B3B3B3B3B3B3F7",
      INIT_6E => X"B3B3B3B3B3B3B3B3B3B3B3DDFFFFF744B3B3B3B3B3B3B3AB9144656565656565",
      INIT_6F => X"000000DDFFFFFF4DB3B3B3B3B3B3B3ABE6FFFFFFFFEECC9922FFFFFFFF44B3B3",
      INIT_70 => X"65656565656565656565656565656565B3B3B3B3B3B3B3B3B3B3B36EFFFFEE11",
      INIT_71 => X"B3B3B3B3B3B3B3ABB3BCABB3B3B3B3B3B3B3B32B99D565656565656565656565",
      INIT_72 => X"888080090991991AA22BB3ABFFFFFFEE88000088AAF7FFFFFF4DB3B3B3B3B3B3",
      INIT_73 => X"656565656565656565656565B3B3B3B3B3B3B3B3ABB3BBDDFFFFFF77C4991919",
      INIT_74 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3221A5D6565656565656565656565656565",
      INIT_75 => X"8888888888080922FFFFFF770000BB7777FFFFFFFFD5ABB3B3B3B3B3B3B3B3B3",
      INIT_76 => X"6565656565656565B3B3B3B3B3ABAB44666FF7FFFFFF77998888888888888888",
      INIT_77 => X"B3B3B3B3B3B3B3B3B3B3AB1A3365656565656565656565656565656565656565",
      INIT_78 => X"8888888008446EFFEE1100CCFFFFFFFFFF4CB3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_79 => X"65656565B3B3B3B344DDF7FFFFFFFFFFFFE60980888888888888888888888888",
      INIT_7A => X"B3B3B3B3B3B32B91556565656565656565656565656565656565656565656565",
      INIT_7B => X"888808D5FF77110044FFFFFFF73CB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_7C => X"B3ABB36EFFFFFFFFFFFFFFFF7799888888888888888888888888888888888888",
      INIT_7D => X"B3B31AABE5656565656565656565656565656565656565656565656565656565",
      INIT_7E => X"B37777AA55FFFFFF66B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_7F => X"FFFFFFFFFFFFFFFFE68888888888888888888888888888888888888888888880",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFF7FFFFFFFFFF8000001FFFFFFF9FFFFFFFFFF8000007FFFFFFFEFFFFFFFB",
      INITP_01 => X"FFFFFC000001FFFFFFE7FFFFFFFFFF0000000EFFFFFFFFFFFFFFFFF8000000FF",
      INITP_02 => X"2FFFFEFB3FFFFFFFFFFC000001FFFFF977FFFFFFFFFF8000001FFFFF1FBFFFFF",
      INITP_03 => X"FFFFFFFFF800007FD17FF9DFFFFFFFFFFE000001FE1F9FFFFFFFFFFFFFE00000",
      INITP_04 => X"003FFBFFBFFBFFFFFFFFE7FC0005FF9FA3FBBFFFFFFFFFFFC00017FFF53F9BFF",
      INITP_05 => X"BFFFFFFFF9DFFFFFFFF9FF3F9BFFFFFFFF9FFFAF1FFF9FFBFBBFFFFFFFFBFFE8",
      INITP_06 => X"F7FFFFFFDFFFFE7FFFFFFFFDFFFFFFFFFEFFBFFDFFFFFFFFDDFFFFFFFFFFF3F9",
      INITP_07 => X"FFFD7FFFFFFFDFFEA7FEDFE3FFFFBFFFFFFFFDFF4FFFFCFE7FFFEDFFFFFFFF9F",
      INITP_08 => X"FFFFFFFFFFFEBFFFFFBFFFFFFFFFFFFFFFF7FDFFFFE7FFFFFFFDFFFEF0EE7F1F",
      INITP_09 => X"E7CE3FFDFFFFFFFF3FFFFFFBFE7DF7FFFFFFFFFFFFFFFFFF9FFFFFFFF3FFFFFF",
      INITP_0A => X"FFFFFEFFFFFCFFE7FF9FFDFFFFFFFFDFFFFFE7FEFFF9FF9FFFFFFFFBFFFFFFFF",
      INITP_0B => X"FFFEFFFDFFBFFFFFFFFFFFFFFBFFF7FF9FFFFFFFFFFFFBFFFFDFFE7FF9FFDFFF",
      INITP_0C => X"FFFFFFFFFFF03FFFFF5FD7FF7FFFFFFFFFFFFF7FFFF3FFBFF3FFFFFFFFFF3FFA",
      INITP_0D => X"FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF3",
      INITP_0E => X"FFCFFFFFFFFFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFEFFFFF9FFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFF37FFFFE7FFFFFBFFFFFFFFFFFB7FFFFFFFFFFF3FFFFFFFFFFFEFFF",
      INIT_00 => X"65656565656565656565656565656565656565656565656565656565B3D5FFFF",
      INIT_01 => X"FFFFFF77B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B994C",
      INIT_02 => X"FFFFFFFF44808888888888888888888888888888888888888888888880A2FFFF",
      INIT_03 => X"65656565656565656565656565656565656565656565656577FFFFFFFFFFFFFF",
      INIT_04 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B31AA25D65656565",
      INIT_05 => X"44808888888888888888888888888888888888888888888888802AF7FFFF6EBC",
      INIT_06 => X"6565656565656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A2915D656565656565656565",
      INIT_08 => X"888888888888888888888888888888888888888888888855FF77B3ABB3B3B3B3",
      INIT_09 => X"65656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFF4C808888",
      INIT_0A => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32A91BC6565656565656565656565656565",
      INIT_0B => X"888888888888888888888888888888888888882AFFFFF744B3B3B3B3B3B3B3B3",
      INIT_0C => X"656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFE688888888888888",
      INIT_0D => X"B3B3B3B3B3B3B3B3B3B3B3A21A5D656565656565656565656565656565656565",
      INIT_0E => X"88888888888888888888888888888811FFFFFFFF66B3B3B3B3B3B3B3B3B3B3B3",
      INIT_0F => X"6565656565656565FFFFFFFFFFFFFFFFFFFFFFFF771188888888888888888888",
      INIT_10 => X"A21AA22AABB3B32B994C65656565656565656565656565656565656565656565",
      INIT_11 => X"8888888888888888888888A2FFFFFFFFFF66BBB3B3B3B3B3B3B3B3B3B3B3B32B",
      INIT_12 => X"65656565FFFFFFFFFFFFFFFFFFFFFFFFFFB38088888888888888888888888888",
      INIT_13 => X"1AB3B3B31A336565656565656565656565656565656565656565656565656565",
      INIT_14 => X"88888888888880C4FFFFFFFFFFFF77BCB3B3B3B3B3B3B3B3B3B32B99911A1A91",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF77808888888888888888888888888888888888",
      INIT_16 => X"A21AE56565656565656565656565656565656565656565656565656565656565",
      INIT_17 => X"888808EEFFFFFFFFFFFFFF6FBCB3B3B3B3B3B3B3B32B911AB3B3B32B9922B3B3",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFD5888888888888888888888888888888888888888888",
      INIT_19 => X"65656565656565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFF55AB1AA2ABB3B3B3B3AB1A1AB3B3B3B3B32B912BB32B915565",
      INIT_1B => X"FFFFFFFFFFFFFF22808888888888888888888888888888888888888888805DFF",
      INIT_1C => X"656565656565656565656565656565656565656565656565FFFFFFFFFFFFFFFF",
      INIT_1D => X"FF6E2A911A1A1A91222BB3B32B912BB3B3B3B3B3B31A1AB3AB914C6565656565",
      INIT_1E => X"FFFFFF77118888888888888888888888888888888888888888CCFFFFFFFFFFFF",
      INIT_1F => X"6565656565656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"B3B3AB2B1A99A2B3A21AB3B3B3B3B3B3B3A21AABAB1ABC656565656565656565",
      INIT_21 => X"6E918088888888888888888888888888888888085DFFFFFFFFFFFFFFFF33912B",
      INIT_22 => X"65656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"B3A2911A1AA2B3B3B3B3B3B3B3A2992BAB1A3365656565656565656565656565",
      INIT_24 => X"88888888888888888888888880082A6EFFFFFFFFFFFFFFFF7722A2B3B3B3B3B3",
      INIT_25 => X"656565656565656565656565FFFFFFFFFFFFF7BB5DFFFFFFFFFFFFFFFF772A88",
      INIT_26 => X"91A2B3B3B3B3B3B3B32A992BB31A336565656565656565656565656565656565",
      INIT_27 => X"8888888888808080BBEEFFFFFFFFFFFFFFFFFFFF77222AB3B3B3B3B3B3B32B99",
      INIT_28 => X"6565656565656565FFFFFFFFFFE69908FFFFFFFFFFFFFFFFFFFFFF5DA2808088",
      INIT_29 => X"B3B3B3B3B3A2992BB31A33656565656565656565656565656565656565656565",
      INIT_2A => X"22BB5DF7FFFFFFFFFFFFFFFFFFFFFFFF7722A2B3B3B3B3B3B3B3B32B99A2B3B3",
      INIT_2B => X"65656565FFFFFFFF44888808A26EFFFFFFFFFFFFFFFFFFFFFFE63C2299999999",
      INIT_2C => X"B3A21AABAB1A3365656565656565656565656565656565656565656565656565",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFAB1AB3B3B3B3B3B3B3B3B31AA2B3B3B3B3B3B3",
      INIT_2E => X"FFFFFFFF77BC80898908E6FFFFFFFFFFFFFFFFFFFFFFFFFFF77777F7FFFFFFFF",
      INIT_2F => X"AB1AC46565656565656565656565656565656565656565656565656565656565",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFCC912BB3B3B3B3B3B3B3B3A21AB3B3B3B3B3B3AB1A1AB3",
      INIT_31 => X"FF4C80898909803B6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"65656565656565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_33 => X"FFFFFFFFFFF791A2B3B3B3B3B3B3B3B3ABA2B3B3B3B3B3B32B91ABB3AB91D565",
      INIT_34 => X"89898908083BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"656565656565656565656565656565656565656565656565FFFFFFFFFFD58089",
      INIT_36 => X"FFFF55912BB3B3B3B3B3B3B3B3B3B3B3B3B3B3AB9191911AA2995D6565656565",
      INIT_37 => X"8900083B5E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4CFFFFFFFFFF",
      INIT_38 => X"6565656565656565656565656565656565656565FFFFFFFFFFEE808989898989",
      INIT_39 => X"1AABB3B3B3B3B3B3B3B3B3B3B3B3B3B32B2B2A2291994C656565656565656565",
      INIT_3A => X"8808BBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88EEFFFFFFFFFFFFF7AA",
      INIT_3B => X"65656565656565656565656565656565FFFFFFFFFFFF88898989898989898908",
      INIT_3C => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3AB2291C4656565656565656565656565",
      INIT_3D => X"1133CC5DEE6EFFFFFFFFFFFFFFFF6EE6CC118844FFFFFFFFFFFFFFEE1A1AB3B3",
      INIT_3E => X"656565656565656565656565FFFFFFFFFFFF3308898989898989898989890080",
      INIT_3F => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3A2914C656565656565656565656565656565",
      INIT_40 => X"08080811222A2A2A9911088808890880E6FFFFFFFFFFFFFFE61A1AB3B3B3B3B3",
      INIT_41 => X"6565656565656565FFFFFFFFFFFFE60089898989898989898989898989890888",
      INIT_42 => X"B3B3B3B3B3B3B3B3B3B3B31A1A5D656565656565656565656565656565656565",
      INIT_43 => X"8989898989898989898908D5B3FFFFFFFFFFFFFFC491A2B3B3B3B3B3B3B3B3B3",
      INIT_44 => X"65656565FFFFFFFFFFFF77118989898989898989898989898989898989898989",
      INIT_45 => X"B3B3B3B3B3B3B3AB914465656565656565656565656565656565656565656565",
      INIT_46 => X"8989898989089AFFFFFFFFFFFFFFFFE691A2B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_47 => X"FFFFFFFFFFFFFF44008989898989898989898989898989898989898989898989",
      INIT_48 => X"B3B3B3B3A2A2E565656565656565656565656565656565656565656565656565",
      INIT_49 => X"8980E6FFFFFFFFFFFFFFFF3B99ABB3B3B3B3B32B2A2A2A2BB3B3B3B3B3B3B3B3",
      INIT_4A => X"FFFFFF7711898989898989898989898989898989898989898989898989898989",
      INIT_4B => X"2B915D65656565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFF7AAA2B3B3B3B32B1A99919191911AABB3B3B3B3B3B3B3B3B3B3",
      INIT_4D => X"E688898989898989898989898989898989898989898989898989898908BBFFFF",
      INIT_4E => X"656565656565656565656565656565656565656565656565FFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFF7722A2B3B3B3B32B1AA2ABB3B3A21A1AB3B3B3B3B3B3B3B3B3B3AB91CC65",
      INIT_50 => X"898989898989898989898989898989898989898989898989116EFFFFFFFFFFFF",
      INIT_51 => X"6565656565656565656565656565656565656565FFFFFFFFFFFFFFFFFFB30889",
      INIT_52 => X"2AB3B3B3B3B3B3B3B3B3B3B32B1AA2B3B3B3B3B3B3B3B3B3B3194C6565656565",
      INIT_53 => X"8989898989898989898989898989898989898980E6FFFFFFFFFFFFFFFFFF771A",
      INIT_54 => X"65656565656565656565656565656565FFFFFFFFFFFFFFFFFFFF2A0889898989",
      INIT_55 => X"B3B3B3B3B3B3B3B3B3A21AB3B3B3B3B3B3B3B3B3AB994C656565656565656565",
      INIT_56 => X"89898989898989898989898989898855FFFFFFFFFFFFFFFFFFFF7722A2B3B3B3",
      INIT_57 => X"656565656565656565656565FFFFFFFFFFFFFFFFFFFF772A0889898989898989",
      INIT_58 => X"B3B3B3B3B3A21AABB3B3B3B3B3B3B3B3AB91CC65656565656565656565656565",
      INIT_59 => X"8989898989898989080866FFFFFFFFFFFFFFFFFFFFFFF7AB22B3B3B3B3B3B3B3",
      INIT_5A => X"6565656565656565FFFFFFFFFFFFFFFFFFFFFF773B8089898989898989898989",
      INIT_5B => X"B31A1AB3B3B3B3B3B3B3B3B32B915D6565656565656565656565656565656565",
      INIT_5C => X"89898908A2EEFFFFFFFFFFFFFFFFFFFFFFFFFF3B1AABB3B3B3B3B3B3B3B3B3B3",
      INIT_5D => X"65656565FFFFFFFFFFFFFFFFFFFFFFFFFFD51108898989898989898989898989",
      INIT_5E => X"B3B3B3B3B3B3B3B32222E5656565656565656565656565656565656565656565",
      INIT_5F => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE6912BB3B3B3B3B3B3B3B3B3B32B91A2B3",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF77448080898989898989898989890980095D",
      INIT_61 => X"B3B3B3B3A2ABE565656565656565656565656565656565656565656565656565",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFF221AB3B3B3B3B3B3B3B3B32B9A1AB3B3B3B3B3B3",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFF74CA211090000080000099122D5FFFFFFFFFFFF",
      INIT_64 => X"A2336565656565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFE691A2B3B3B3B3B3B3B3A2991AABB3B3B3B3B3B3B3B3B3B3",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFF77EEE6555555E66E77FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"656565656565656565656565656565656565656565656565FFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFF3B912BB3B3B3B3B3B31AA2B3B3B3B3B3B3B3B3B3B3B3B3A2A2E565",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"6565656565656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FF77AB912BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B915D6565656565",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"65656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"1AB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3AB99BC656565656565656565",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7722",
      INIT_70 => X"656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B31A1A5D656565656565656565656565",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AB992BB3B3",
      INIT_73 => X"6565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"B3B3B3B3B3B3B3B3B3B3B3B3B32B994C65656565656565656565656565656565",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE22992BB3B3B3B3B3B3",
      INIT_76 => X"656565656EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"B3B3B3B3B3B3B3B3B3B3A21A6565656565656565656565656565656565656565",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77B3A2992BB3B3B3B3B3B3B3B3B3B3",
      INIT_79 => X"A2DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"B3B3B3B3B3B32B91BB6565656565656565656565656565656565656565656565",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFF442B991A2BB3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"B3B3B31A1A5D65656565656565656565656565656565656565656565911AC46F",
      INIT_7E => X"FFFFFFFFFFFFFFFFCDA299911AABB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"FFFFFF3FFFFFF67FFFFFFFFFFFFFFFF7FFFFFDDFFFFFFFFFE47FFFFFBFFFFF67",
      INITP_01 => X"FFFE39C00273F5FFFFFFFFFFFFFF33FFFFFFB7BFFFFFFFFFFFFFDAFFFFFFFD4C",
      INITP_02 => X"FFFFFFFFFDFFFFFFE00FFFFFFFFFFFFFFFDFFFFFFFFF0FFFC7FEFFFFFFFDFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFDFFFFFFFFFFFFFDFFFFFF7FFEFFFFF",
      INITP_04 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFCFFFFFFFFFFFFFF",
      INITP_05 => X"F7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFEBFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_00 => X"914C65656565656565656565656565656565656565656565A29191A2DDFFFFFF",
      INIT_01 => X"FFFFFF559A911A1A1AB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"6565656565656565656565656565656565656565B32B1A999133E6FFFFFFFFFF",
      INIT_04 => X"912B2B912BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B319BB6565",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E3391",
      INIT_06 => X"65656565656565656565656565656565B3B3B32B1A9199ABDDFFFFFFFFFFFFFF",
      INIT_07 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A2A2E56565656565",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77E6CD2B911AA2B3B31A1A",
      INIT_09 => X"656565656565656565656565B3B3B3B3B32B1A999122C4DD77FFFFFFFFFFFFFF",
      INIT_0A => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B9165656565656565656565",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF6ED5331A91911A2BB3B3B3A2912BB3B3B3B3",
      INIT_0C => X"6565656565656565B3B3B3B3B3B3B3ABA21A91911AAACC6E77FFFFFFFFFFFFFF",
      INIT_0D => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B915565656565656565656565656565",
      INIT_0E => X"DDDDDD55554DC4B3AB9191911AA22BB3B3B3B32B1A91A2B3B3B3B3B3B3B3B3B3",
      INIT_0F => X"65656565B3B3B3B3B3B3B3B3B3B32BA21A1A91919111222BBCC44D5555DDDDDE",
      INIT_10 => X"B3B3B3B3B3B3B3B3B3B3B3B3AB914C6565656565656565656565656565656565",
      INIT_11 => X"91911A1AA22B2BABB3B3B3B3B3B3B3A29A2BB3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_12 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3ABAB2BA2A21A1A919191919191919191919191",
      INIT_13 => X"B3B3B3B3B3B3B3B3AB914C656565656565656565656565656565656565656565",
      INIT_14 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_15 => X"ABB3BC3C44444C4C4C44443CBBB3B3B3B3B32B2B2B2B2B2B2B2B2BABB3B3B3B3",
      INIT_16 => X"B3B3B3B3AB914C656565656565656565656565656565656565656565B3B3B3B3",
      INIT_17 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_18 => X"FFFFFFFFFFFFFFF7F777664DB3ABB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_19 => X"AB914C656565656565656565656565656565656565656565B3B3ABBBDD6EF7FF",
      INIT_1A => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_1B => X"FFFFFFFFFFFFFFFFFF664CBCB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_1C => X"6565656565656565656565656565656565656565B3446EFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B915D65",
      INIT_1E => X"FFFFFFFFFFFFFFF766BCABB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_1F => X"6565656565656565656565656565656577FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B32B91656565656565",
      INIT_21 => X"FFFFFFFFFFFFE63CB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_22 => X"656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A2AAE5656565656565656565",
      INIT_24 => X"FFFFFFF766B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_25 => X"6565656565656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B391BC6565656565656565656565656565",
      INIT_27 => X"FF6F44B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_28 => X"65656565FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"B3B3B3B3B3B3B3B3B3B3B3A299D5656565656565656565656565656565656565",
      INIT_2A => X"ABB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_2C => X"B3B3B3B3B3B3B31AA25D65656565656565656565656565656565656565656565",
      INIT_2D => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6EB3B3B3",
      INIT_2F => X"B3B32A91D56565656565656565656565656565656565656565656565FFFFFFFF",
      INIT_30 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77BBB3B3B3B3B3",
      INIT_32 => X"656565656565656565656565656565656565656565656565FFFFFFFFFFFFFFFF",
      INIT_33 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3AB9933",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BCB3B3B3B3B3B3B3B3",
      INIT_35 => X"6565656565656565656565656565656565656565FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B31A1A5D65656565",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAAAAAFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEAAFFAFFFEAFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFEAAAFFFEBFFFFA556BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFF9AAAA9BFFFFFFFFFFFFFFF",
      INIT_03 => X"FEBFFFAAFFEAA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFAAAAAA9B",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFAFFFFEAA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFAA9FFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFAA6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFEA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"56AAA56AFFFFFFFA5555BFFFFFFFFFFFFFFFFFFFFFFFFFFEAABEAAAFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFAAAAAAAAAA96AFFFF96AAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFEAA",
      INIT_0B => X"9BFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAA6FF9AAAAAAAA6FFFFFFFFFFFFF",
      INIT_0C => X"AAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFAA9556AAAAAAAAA69AAAAAAAAA",
      INIT_0D => X"AA9555556AAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFAA55555AAAAAA",
      INIT_0E => X"FFFFFFFFFFAAAAAA5555555AAAAAAAAAAAAAAAAAAAAA6FFFFFFFFFFFFFFFBFEA",
      INIT_0F => X"FFFFFAAAABFFFFFFFFFFFFFFAAAAAA5555555AAAAAAAAAAAAAABFFAAAA9BFFFF",
      INIT_10 => X"AAAAAAAAAAAAABFFFFFFAAA6FFFFFFFFFFFFFFAAAAAA555A956AAAAAAAAAAAAA",
      INIT_11 => X"FFAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFEAA9FFFFFFFFFFFFFFAAAAAA56AAAA",
      INIT_12 => X"AABFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAA9556AABFFFFFFEAAABFFFFFFFFFFF",
      INIT_13 => X"5555ABFFFFFFFAAA7FFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAA95556ABFFFFFFFA",
      INIT_14 => X"AAFEAAAAAAAAAA55556BFFFFFFFEAA7FFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAA9",
      INIT_15 => X"FFFFFFFFAAAAAAAFFFEAAAAAAAAA95556BFFFFFFFEAAAFFFFFFFFFFFFFAAAAAA",
      INIT_16 => X"FFFFFEAAAFFFFFFFFFFFFFAAAAAAFFFFFEAAAAAAAAA9556AFFFFFFFEAAAFFFFF",
      INIT_17 => X"AAAABFEAA56ABFFFFFFEAAAFFFFFFFFFFFFFAAAAAAFF5BFEAAAAAAAAAA956ABF",
      INIT_18 => X"AAAAABF000BFAAAAABFFFEAAAAAFFFFFFAAAAFFFFFFFFFFFFFAAAAABF801FFAA",
      INIT_19 => X"AFFFFFFFFFFFFFAAAAABF0007FAAAAAFFFFFAAAAABFFFFFAAAAFFFFFFFFFFFFF",
      INIT_1A => X"EAAAAABFFFEAAA6FFFFFFFFFFFFFAAAAABF000BFAAAABFFFFFEAAAAAFFFFFAAA",
      INIT_1B => X"02FFAAAAFFF87FFAAAAAABFFAAAA7FFFFFFFFFFFFFAAAAABF000FFAAAAFFFFFF",
      INIT_1C => X"FFFFFFAAAAABFF955556AAFF007FFAAAAAAAAAAAAA7FFFFFFFFFFFFFAAAAABFC",
      INIT_1D => X"AAAAAABFFFFFFFFFFFFFAAABFFFD55555556FF07FFFAAAAAAAAAAAAABFFFFFFF",
      INIT_1E => X"56F0BFFAAAAAAAAAAAA9FFFFFFFFFFFFFFAAFFFFF5555555556FC2FFFAAAAAAA",
      INIT_1F => X"FFFFD55555555555BDBFEAAAAAAAAAAAAAFFFFFFFFFFFFFFABFFFFD555555555",
      INIT_20 => X"FFFFFFFFFFFFFFFFFF9555555555555FFFAAAAAAAAAAAAA7FFFFFFFFFFFFFFBF",
      INIT_21 => X"AAAAAAAAAA9FFFFFFFFFFFFFFFFFFFFF9555555555555BFEAAAAAAAAAAAAABFF",
      INIT_22 => X"5555555556FFAAAAAAAAAAAA6FFFFFFFFFFFFFFFFFFFFF95555555555557FAAA",
      INIT_23 => X"FFFFFFFFFFD5555555555555FFEAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFD555",
      INIT_24 => X"AAAFFFFFFFFFFFFFFFFFFFFFE5555555555555FFFAAAAAAAAAAA7FFFFFFFFFFF",
      INIT_25 => X"57FFFFAAAAA6AA6AAFFFFFFFFFFFFFFFFFFFFFF5555555555556FFFEAAAAA969",
      INIT_26 => X"FFFE55555555555FFFFFAAAAAAAA9A9FFFFFFFFFFFFFFFFFFFFFF95555555555",
      INIT_27 => X"FFFFFFFFFFFFFFFFFF55555555556FFFF9A9AA9AAAAA9FFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"A6AAAAA6ABFFFFFFFFFFFFFFFFFFFFFFD555555555FFFFE6AA9AAAAAAAABFFFF",
      INIT_29 => X"5555BFFFFFEAAAA96AAAA6ABFFFFFFFFFFFFFFFFFEFFFFF95555555BFFFFEAAA",
      INIT_2A => X"FFFF957FFFFFFA55AFFFFFFFEAAAAA6AAAA6ABFFFFFFFFFFFFFFFFF5FFFFFF55",
      INIT_2B => X"ABFFFFFFFFFFFFFFFFE55FFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFFF",
      INIT_2C => X"FFF6AAAAAAAA9A9FFFFFFFFFFFFFFFFFE556FFFFFFFFFFFFFFFFE6AAAAAAAAAA",
      INIT_2D => X"56FFFFFFFFFFFBFFFDAAAAAAAA569FFFFFFFFFFFFFFFFFE5556FFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFF555555BFFFFFFFFF7FFFEAAAAAAAAAA5FFFFFFFFFFFFFFFFFF555",
      INIT_2F => X"AAAAAAA9FFFFFFFFFFFFFFFFF95555556BFFFFFF96FFFFAAAAAAAAAAA6FFFFFF",
      INIT_30 => X"555556BFFF9AAAAAAAAAAABFFFFFFFFFFFFFFFFD5555555555AA5555FFFFEAAA",
      INIT_31 => X"FFFE5555555555555557FFFF6AAAAAAAAAAA7FFFFFFFFFFFFFFFFD5555555555",
      INIT_32 => X"9FFFFFFFFFFFFFFFFF555555555555555FFFFE6AAAAAAAAAAAAFFFFFFFFFFFFF",
      INIT_33 => X"FEAAAAAAAAAAAA9FFFFFFFFFFFFFFFFFD55555555555556FFFFEAAA955AAAAAA",
      INIT_34 => X"5555555555FFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFE55555555555557FFF",
      INIT_35 => X"FFFFFFFFFFFE555555555557FFFFFEAAAAAAAAAAAA9FFFFFFFFFFFFFFFFFF955",
      INIT_36 => X"AAAAAA9FFFFFFFFFFFFFFFFFFF95555555555FFFFFFEAAAAAAAAAAAA9FFFFFFF",
      INIT_37 => X"FFFFFFFF6AAAAA9AAAAAAFFFFFFFFFFFFFFFFFFFE5555555557FFFFFFEAAAAAA",
      INIT_38 => X"FFFFFFE55555AFFFFFFFFFAAAAAA6AAAAAAFFFFFFFFFFFFFFFFFFFFE55555557",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAAAA9AAAAAAAFFFFFFFFFFFFFFF",
      INIT_3A => X"F9AAAAAAAAAA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6AAAAAAAAAAAF",
      INIT_3B => X"FFFFFFFFFFFFFFFEAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6AAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"AAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6AAAAAAAAAA7FFFFFFFF",
      INIT_3E => X"FFFFFFF9AAAAAAAAAAA9BFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFA6AAAAA",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFE5AAAAAAAAAAAABFFFFFFFFFFF6BFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFA96FFFFFFFFFFFFFFFFFFFFF9AAAAAAAAAAAAA7FFFFFFFFFFF96FF",
      INIT_41 => X"AAAAAAAAAAAAAFFFFFFFFFFFAA96FFFFFFFFFFFFFFFFFFF969AAAAAAAAAAAAAF",
      INIT_42 => X"FFFFFFFEA5AAA6AAAAAAAAAAAA9FFFFFFFFFFFAAA96BFFFFFFFFFFFFFFFE9AAA",
      INIT_43 => X"FFAAAAAAA56AAFFFFFFA95AAAA9AAAAAAAAAAAAA9FFFFFFFFFFFAAAAA5ABFFFF",
      INIT_44 => X"AAAA9FFFFFFFFFFFAAAAAAAAAA5555555AAAAAAA6AAAAAAAAAAAAA9FFFFFFFFF",
      INIT_45 => X"AAAAAAAAAAAAAAAAAA9FFFFFFFFFFFAAABFFFFAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_46 => X"FFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA9FFFFFFFFFFFAAFFFFFFFFAAAAAAAAAA",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA9FFFFFFFFFFFBFFFFF",
      INIT_48 => X"AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAA9FFF",
      INIT_49 => X"FEAAAAAAAAAAAAAAAAAAAAAA6FFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAA",
      INIT_4A => X"FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFF",
      INIT_4C => X"AAAAAAAAAAAAAAA6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAA",
      INIT_4D => X"FFFFFFFFFFAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAA",
      INIT_4E => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      DOPADOP(0) => \ramloop[3].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      \douta[8]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[8]_0\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]_0\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]_0\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]_0\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]_0\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]_0\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]_0\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]_0\(0) => \ramloop[1].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[2].ram.r_n_8\,
      \douta[9]_0\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      DOPADOP(0) => \ramloop[3].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(11 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_vga.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_vga.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rom_vga,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_vga.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_vga.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
