The GPIO peripheral allows to drive 8 bit data from the Wishbone data bus to GPIO pins asGpio\_s(3:0) (output only). The address asGpioAdr\_s(3:0) allows to decode up to 15 of such GPIO blocks (external decoder required). The address 0 is used for the GPIO ID register. A chip select (cs) is used to activate the GPIO output (dummy citation \cite{lehm}).

\paragraph{General Features: }
\begin{itemize}
  \item Chip select
  \item FIFO data buffering (future)
  \item I/O (future)
  \item Interrupt (future)
\end{itemize}

\paragraph{Synchronous Mode: }
\begin{itemize}
  \item 8 data bits
\end{itemize}

\paragraph{Asynchronous Mode: }
\begin{itemize}
  \item -
\end{itemize}
