{
  "module_name": "smuio_13_0_6_sh_mask.h",
  "hash_id": "6d50a3293b8d758d77c53b43256a89ab9e095aea00fef7f7ae3c9f8c02f390b9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_13_0_6_sh_mask.h",
  "human_readable_source": " \n#ifndef _smuio_13_0_6_SH_MASK_HEADER\n#define _smuio_13_0_6_SH_MASK_HEADER\n\n\n\n\n#define SMUIO_MP_RESET_INTR__SMUIO_MP_RESET_INTR__SHIFT                                                       0x0\n#define SMUIO_MP_RESET_INTR__SMUIO_MP_RESET_INTR_MASK                                                         0x00000001L\n\n#define SMUIO_SOC_HALT__WDT_FORCE_PWROK_EN__SHIFT                                                             0x2\n#define SMUIO_SOC_HALT__WDT_FORCE_RESETn_EN__SHIFT                                                            0x3\n#define SMUIO_SOC_HALT__WDT_FORCE_PWROK_EN_MASK                                                               0x00000004L\n#define SMUIO_SOC_HALT__WDT_FORCE_RESETn_EN_MASK                                                              0x00000008L\n\n\n\n\n#define PWROK_REFCLK_GAP_CYCLES__Pwrok_PreAssertion_clkgap_cycles__SHIFT                                      0x0\n#define PWROK_REFCLK_GAP_CYCLES__Pwrok_PostAssertion_clkgap_cycles__SHIFT                                     0x8\n#define PWROK_REFCLK_GAP_CYCLES__Pwrok_PreAssertion_clkgap_cycles_MASK                                        0x000000FFL\n#define PWROK_REFCLK_GAP_CYCLES__Pwrok_PostAssertion_clkgap_cycles_MASK                                       0x0000FF00L\n\n#define GOLDEN_TSC_INCREMENT_UPPER__GoldenTscIncrementUpper__SHIFT                                            0x0\n#define GOLDEN_TSC_INCREMENT_UPPER__GoldenTscIncrementUpper_MASK                                              0x00FFFFFFL\n\n#define GOLDEN_TSC_INCREMENT_LOWER__GoldenTscIncrementLower__SHIFT                                            0x0\n#define GOLDEN_TSC_INCREMENT_LOWER__GoldenTscIncrementLower_MASK                                              0xFFFFFFFFL\n\n#define GOLDEN_TSC_COUNT_UPPER__GoldenTscCountUpper__SHIFT                                                    0x0\n#define GOLDEN_TSC_COUNT_UPPER__GoldenTscCountUpper_MASK                                                      0x00FFFFFFL\n\n#define GOLDEN_TSC_COUNT_LOWER__GoldenTscCountLower__SHIFT                                                    0x0\n#define GOLDEN_TSC_COUNT_LOWER__GoldenTscCountLower_MASK                                                      0xFFFFFFFFL\n\n#define SOC_GOLDEN_TSC_SHADOW_UPPER__SocGoldenTscShadowUpper__SHIFT                                           0x0\n#define SOC_GOLDEN_TSC_SHADOW_UPPER__SocGoldenTscShadowUpper_MASK                                             0x00FFFFFFL\n\n#define SOC_GOLDEN_TSC_SHADOW_LOWER__SocGoldenTscShadowLower__SHIFT                                           0x0\n#define SOC_GOLDEN_TSC_SHADOW_LOWER__SocGoldenTscShadowLower_MASK                                             0xFFFFFFFFL\n\n#define SOC_GAP_PWROK__soc_gap_pwrok__SHIFT                                                                   0x0\n#define SOC_GAP_PWROK__soc_gap_pwrok_MASK                                                                     0x00000001L\n\n\n\n\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT__SHIFT                                                   0x0\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT                                                  0x19\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_DISABLE__SHIFT                                                 0x1a\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK__SHIFT                                                    0x1b\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT                                                 0x1c\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_TYPE__SHIFT                                                    0x1d\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MODE__SHIFT                                                    0x1e\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT_MASK                                                     0x01FFFFFFL\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE_MASK                                                    0x02000000L\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_DISABLE_MASK                                                   0x04000000L\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK_MASK                                                      0x08000000L\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK_MASK                                                   0x10000000L\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_TYPE_MASK                                                      0x20000000L\n#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MODE_MASK                                                      0x40000000L\n\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_RUNNING__SHIFT                                                   0x0\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_STAT__SHIFT                                                      0x1\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT__SHIFT                                                           0x2\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_RUN_VAL__SHIFT                                                       0x7\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_RUNNING_MASK                                                     0x00000001L\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_STAT_MASK                                                        0x00000002L\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_MASK                                                             0x00000004L\n#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_RUN_VAL_MASK                                                         0xFFFFFF80L\n\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT__SHIFT                                                  0x0\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT                                                 0x19\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE__SHIFT                                                0x1a\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT                                                   0x1b\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT                                                0x1c\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_TYPE__SHIFT                                                   0x1d\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MODE__SHIFT                                                   0x1e\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK                                                    0x01FFFFFFL\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK                                                   0x02000000L\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK                                                  0x04000000L\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK_MASK                                                     0x08000000L\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_STAT_AK_MASK                                                  0x10000000L\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_TYPE_MASK                                                     0x20000000L\n#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MODE_MASK                                                     0x40000000L\n\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_RUNNING__SHIFT                                                  0x0\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_STAT__SHIFT                                                     0x1\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT__SHIFT                                                          0x2\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_RUN_VAL__SHIFT                                                      0x7\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_RUNNING_MASK                                                    0x00000001L\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_STAT_MASK                                                       0x00000002L\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_MASK                                                            0x00000004L\n#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_RUN_VAL_MASK                                                        0xFFFFFF80L\n\n#define PWR_DISP_TIMER_GLOBAL_CONTROL__DISP_TIMER_PULSE_WIDTH__SHIFT                                          0x0\n#define PWR_DISP_TIMER_GLOBAL_CONTROL__DISP_TIMER_PULSE_EN__SHIFT                                             0xa\n#define PWR_DISP_TIMER_GLOBAL_CONTROL__DISP_TIMER_PULSE_WIDTH_MASK                                            0x000003FFL\n#define PWR_DISP_TIMER_GLOBAL_CONTROL__DISP_TIMER_PULSE_EN_MASK                                               0x00000400L\n\n#define PWR_IH_CONTROL__MAX_CREDIT__SHIFT                                                                     0x0\n#define PWR_IH_CONTROL__DISP_TIMER_TRIGGER_MASK__SHIFT                                                        0x5\n#define PWR_IH_CONTROL__DISP_TIMER2_TRIGGER_MASK__SHIFT                                                       0x6\n#define PWR_IH_CONTROL__PWR_IH_CLK_GATE_EN__SHIFT                                                             0x1f\n#define PWR_IH_CONTROL__MAX_CREDIT_MASK                                                                       0x0000001FL\n#define PWR_IH_CONTROL__DISP_TIMER_TRIGGER_MASK_MASK                                                          0x00000020L\n#define PWR_IH_CONTROL__DISP_TIMER2_TRIGGER_MASK_MASK                                                         0x00000040L\n#define PWR_IH_CONTROL__PWR_IH_CLK_GATE_EN_MASK                                                               0x80000000L\n\n\n\n\n#define SMUIO_MCM_CONFIG__DIE_ID__SHIFT                                                                       0x0\n#define SMUIO_MCM_CONFIG__PKG_TYPE__SHIFT                                                                     0x2\n#define SMUIO_MCM_CONFIG__SOCKET_ID__SHIFT                                                                    0x8\n#define SMUIO_MCM_CONFIG__PKG_SUBTYPE__SHIFT                                                                  0xc\n#define SMUIO_MCM_CONFIG__CONSOLE_K__SHIFT                                                                    0x10\n#define SMUIO_MCM_CONFIG__CONSOLE_A__SHIFT                                                                    0x11\n#define SMUIO_MCM_CONFIG__DIE_ID_MASK                                                                         0x00000003L\n#define SMUIO_MCM_CONFIG__PKG_TYPE_MASK                                                                       0x0000001CL\n#define SMUIO_MCM_CONFIG__SOCKET_ID_MASK                                                                      0x00000300L\n#define SMUIO_MCM_CONFIG__PKG_SUBTYPE_MASK                                                                    0x00001000L\n#define SMUIO_MCM_CONFIG__CONSOLE_K_MASK                                                                      0x00010000L\n#define SMUIO_MCM_CONFIG__CONSOLE_A_MASK                                                                      0x00020000L\n\n#define IP_DISCOVERY_VERSION__IP_DISCOVERY_VERSION__SHIFT                                                     0x0\n#define IP_DISCOVERY_VERSION__IP_DISCOVERY_VERSION_MASK                                                       0xFFFFFFFFL\n\n#define SCRATCH_REGISTER0__ScratchPad0__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER0__ScratchPad0_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER1__ScratchPad1__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER1__ScratchPad1_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER2__ScratchPad2__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER2__ScratchPad2_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER3__ScratchPad3__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER3__ScratchPad3_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER4__ScratchPad4__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER4__ScratchPad4_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER5__ScratchPad5__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER5__ScratchPad5_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER6__ScratchPad6__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER6__ScratchPad6_MASK                                                                   0xFFFFFFFFL\n\n#define SCRATCH_REGISTER7__ScratchPad7__SHIFT                                                                 0x0\n#define SCRATCH_REGISTER7__ScratchPad7_MASK                                                                   0xFFFFFFFFL\n\n\n\n\n#define CKSVII2C_IC_CON__IC_MASTER_MODE__SHIFT                                                                0x0\n#define CKSVII2C_IC_CON__IC_MAX_SPEED_MODE__SHIFT                                                             0x1\n#define CKSVII2C_IC_CON__IC_10BITADDR_SLAVE__SHIFT                                                            0x3\n#define CKSVII2C_IC_CON__IC_10BITADDR_MASTER__SHIFT                                                           0x4\n#define CKSVII2C_IC_CON__IC_RESTART_EN__SHIFT                                                                 0x5\n#define CKSVII2C_IC_CON__IC_SLAVE_DISABLE__SHIFT                                                              0x6\n#define CKSVII2C_IC_CON__STOP_DET_IFADDRESSED__SHIFT                                                          0x7\n#define CKSVII2C_IC_CON__TX_EMPTY_CTRL__SHIFT                                                                 0x8\n#define CKSVII2C_IC_CON__RX_FIFO_FULL_HLD_CTRL__SHIFT                                                         0x9\n#define CKSVII2C_IC_CON__BUS_CLEAR_FEATURE_CTRL__SHIFT                                                        0xb\n#define CKSVII2C_IC_CON__IC_MASTER_MODE_MASK                                                                  0x00000001L\n#define CKSVII2C_IC_CON__IC_MAX_SPEED_MODE_MASK                                                               0x00000006L\n#define CKSVII2C_IC_CON__IC_10BITADDR_SLAVE_MASK                                                              0x00000008L\n#define CKSVII2C_IC_CON__IC_10BITADDR_MASTER_MASK                                                             0x00000010L\n#define CKSVII2C_IC_CON__IC_RESTART_EN_MASK                                                                   0x00000020L\n#define CKSVII2C_IC_CON__IC_SLAVE_DISABLE_MASK                                                                0x00000040L\n#define CKSVII2C_IC_CON__STOP_DET_IFADDRESSED_MASK                                                            0x00000080L\n#define CKSVII2C_IC_CON__TX_EMPTY_CTRL_MASK                                                                   0x00000100L\n#define CKSVII2C_IC_CON__RX_FIFO_FULL_HLD_CTRL_MASK                                                           0x00000200L\n#define CKSVII2C_IC_CON__BUS_CLEAR_FEATURE_CTRL_MASK                                                          0x00000800L\n\n#define CKSVII2C_IC_TAR__IC_TAR__SHIFT                                                                        0x0\n#define CKSVII2C_IC_TAR__GC_OR_START__SHIFT                                                                   0xa\n#define CKSVII2C_IC_TAR__SPECIAL__SHIFT                                                                       0xb\n#define CKSVII2C_IC_TAR__IC_10BITADDR_MASTER__SHIFT                                                           0xc\n#define CKSVII2C_IC_TAR__IC_TAR_MASK                                                                          0x000003FFL\n#define CKSVII2C_IC_TAR__GC_OR_START_MASK                                                                     0x00000400L\n#define CKSVII2C_IC_TAR__SPECIAL_MASK                                                                         0x00000800L\n#define CKSVII2C_IC_TAR__IC_10BITADDR_MASTER_MASK                                                             0x00001000L\n\n#define CKSVII2C_IC_SAR__IC_SAR__SHIFT                                                                        0x0\n#define CKSVII2C_IC_SAR__IC_SAR_MASK                                                                          0x000003FFL\n\n#define CKSVII2C_IC_HS_MADDR__IC_HS_MADDR__SHIFT                                                              0x0\n#define CKSVII2C_IC_HS_MADDR__IC_HS_MADDR_MASK                                                                0x00000007L\n\n#define CKSVII2C_IC_DATA_CMD__DAT__SHIFT                                                                      0x0\n#define CKSVII2C_IC_DATA_CMD__CMD__SHIFT                                                                      0x8\n#define CKSVII2C_IC_DATA_CMD__STOP__SHIFT                                                                     0x9\n#define CKSVII2C_IC_DATA_CMD__RESTART__SHIFT                                                                  0xa\n#define CKSVII2C_IC_DATA_CMD__FIRST_DATA_BYTE__SHIFT                                                          0xb\n#define CKSVII2C_IC_DATA_CMD__DAT_MASK                                                                        0x000000FFL\n#define CKSVII2C_IC_DATA_CMD__CMD_MASK                                                                        0x00000100L\n#define CKSVII2C_IC_DATA_CMD__STOP_MASK                                                                       0x00000200L\n#define CKSVII2C_IC_DATA_CMD__RESTART_MASK                                                                    0x00000400L\n#define CKSVII2C_IC_DATA_CMD__FIRST_DATA_BYTE_MASK                                                            0x00000800L\n\n#define CKSVII2C_IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__SHIFT                                                        0x0\n#define CKSVII2C_IC_SS_SCL_HCNT__IC_SS_SCL_HCNT_MASK                                                          0x0000FFFFL\n\n#define CKSVII2C_IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__SHIFT                                                        0x0\n#define CKSVII2C_IC_SS_SCL_LCNT__IC_SS_SCL_LCNT_MASK                                                          0x0000FFFFL\n\n#define CKSVII2C_IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__SHIFT                                                        0x0\n#define CKSVII2C_IC_FS_SCL_HCNT__IC_FS_SCL_HCNT_MASK                                                          0x0000FFFFL\n\n#define CKSVII2C_IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__SHIFT                                                        0x0\n#define CKSVII2C_IC_FS_SCL_LCNT__IC_FS_SCL_LCNT_MASK                                                          0x0000FFFFL\n\n#define CKSVII2C_IC_HS_SCL_HCNT__IC_HS_SCL_HCNT__SHIFT                                                        0x0\n#define CKSVII2C_IC_HS_SCL_HCNT__IC_HS_SCL_HCNT_MASK                                                          0x0000FFFFL\n\n#define CKSVII2C_IC_HS_SCL_LCNT__IC_HS_SCL_LCNT__SHIFT                                                        0x0\n#define CKSVII2C_IC_HS_SCL_LCNT__IC_HS_SCL_LCNT_MASK                                                          0x0000FFFFL\n\n#define CKSVII2C_IC_INTR_STAT__R_RX_UNDER__SHIFT                                                              0x0\n#define CKSVII2C_IC_INTR_STAT__R_RX_OVER__SHIFT                                                               0x1\n#define CKSVII2C_IC_INTR_STAT__R_RX_FULL__SHIFT                                                               0x2\n#define CKSVII2C_IC_INTR_STAT__R_TX_OVER__SHIFT                                                               0x3\n#define CKSVII2C_IC_INTR_STAT__R_TX_EMPTY__SHIFT                                                              0x4\n#define CKSVII2C_IC_INTR_STAT__R_RD_REQ__SHIFT                                                                0x5\n#define CKSVII2C_IC_INTR_STAT__R_TX_ABRT__SHIFT                                                               0x6\n#define CKSVII2C_IC_INTR_STAT__R_RX_DONE__SHIFT                                                               0x7\n#define CKSVII2C_IC_INTR_STAT__R_ACTIVITY__SHIFT                                                              0x8\n#define CKSVII2C_IC_INTR_STAT__R_STOP_DET__SHIFT                                                              0x9\n#define CKSVII2C_IC_INTR_STAT__R_START_DET__SHIFT                                                             0xa\n#define CKSVII2C_IC_INTR_STAT__R_GEN_CALL__SHIFT                                                              0xb\n#define CKSVII2C_IC_INTR_STAT__R_RESTART_DET__SHIFT                                                           0xc\n#define CKSVII2C_IC_INTR_STAT__R_MST_ON_HOLD__SHIFT                                                           0xd\n#define CKSVII2C_IC_INTR_STAT__R_SCL_STUCK_AT_LOW__SHIFT                                                      0xe\n#define CKSVII2C_IC_INTR_STAT__R_RX_UNDER_MASK                                                                0x00000001L\n#define CKSVII2C_IC_INTR_STAT__R_RX_OVER_MASK                                                                 0x00000002L\n#define CKSVII2C_IC_INTR_STAT__R_RX_FULL_MASK                                                                 0x00000004L\n#define CKSVII2C_IC_INTR_STAT__R_TX_OVER_MASK                                                                 0x00000008L\n#define CKSVII2C_IC_INTR_STAT__R_TX_EMPTY_MASK                                                                0x00000010L\n#define CKSVII2C_IC_INTR_STAT__R_RD_REQ_MASK                                                                  0x00000020L\n#define CKSVII2C_IC_INTR_STAT__R_TX_ABRT_MASK                                                                 0x00000040L\n#define CKSVII2C_IC_INTR_STAT__R_RX_DONE_MASK                                                                 0x00000080L\n#define CKSVII2C_IC_INTR_STAT__R_ACTIVITY_MASK                                                                0x00000100L\n#define CKSVII2C_IC_INTR_STAT__R_STOP_DET_MASK                                                                0x00000200L\n#define CKSVII2C_IC_INTR_STAT__R_START_DET_MASK                                                               0x00000400L\n#define CKSVII2C_IC_INTR_STAT__R_GEN_CALL_MASK                                                                0x00000800L\n#define CKSVII2C_IC_INTR_STAT__R_RESTART_DET_MASK                                                             0x00001000L\n#define CKSVII2C_IC_INTR_STAT__R_MST_ON_HOLD_MASK                                                             0x00002000L\n#define CKSVII2C_IC_INTR_STAT__R_SCL_STUCK_AT_LOW_MASK                                                        0x00004000L\n\n#define CKSVII2C_IC_INTR_MASK__M_RX_UNDER__SHIFT                                                              0x0\n#define CKSVII2C_IC_INTR_MASK__M_RX_OVER__SHIFT                                                               0x1\n#define CKSVII2C_IC_INTR_MASK__M_RX_FULL__SHIFT                                                               0x2\n#define CKSVII2C_IC_INTR_MASK__M_TX_OVER__SHIFT                                                               0x3\n#define CKSVII2C_IC_INTR_MASK__M_TX_EMPTY__SHIFT                                                              0x4\n#define CKSVII2C_IC_INTR_MASK__M_RD_REQ__SHIFT                                                                0x5\n#define CKSVII2C_IC_INTR_MASK__M_TX_ABRT__SHIFT                                                               0x6\n#define CKSVII2C_IC_INTR_MASK__M_RX_DONE__SHIFT                                                               0x7\n#define CKSVII2C_IC_INTR_MASK__M_ACTIVITY__SHIFT                                                              0x8\n#define CKSVII2C_IC_INTR_MASK__M_STOP_DET__SHIFT                                                              0x9\n#define CKSVII2C_IC_INTR_MASK__M_START_DET__SHIFT                                                             0xa\n#define CKSVII2C_IC_INTR_MASK__M_GEN_CALL__SHIFT                                                              0xb\n#define CKSVII2C_IC_INTR_MASK__M_RESTART_DET__SHIFT                                                           0xc\n#define CKSVII2C_IC_INTR_MASK__M_MST_ON_HOLD__SHIFT                                                           0xd\n#define CKSVII2C_IC_INTR_MASK__M_SCL_STUCK_AT_LOW__SHIFT                                                      0xe\n#define CKSVII2C_IC_INTR_MASK__M_RX_UNDER_MASK                                                                0x00000001L\n#define CKSVII2C_IC_INTR_MASK__M_RX_OVER_MASK                                                                 0x00000002L\n#define CKSVII2C_IC_INTR_MASK__M_RX_FULL_MASK                                                                 0x00000004L\n#define CKSVII2C_IC_INTR_MASK__M_TX_OVER_MASK                                                                 0x00000008L\n#define CKSVII2C_IC_INTR_MASK__M_TX_EMPTY_MASK                                                                0x00000010L\n#define CKSVII2C_IC_INTR_MASK__M_RD_REQ_MASK                                                                  0x00000020L\n#define CKSVII2C_IC_INTR_MASK__M_TX_ABRT_MASK                                                                 0x00000040L\n#define CKSVII2C_IC_INTR_MASK__M_RX_DONE_MASK                                                                 0x00000080L\n#define CKSVII2C_IC_INTR_MASK__M_ACTIVITY_MASK                                                                0x00000100L\n#define CKSVII2C_IC_INTR_MASK__M_STOP_DET_MASK                                                                0x00000200L\n#define CKSVII2C_IC_INTR_MASK__M_START_DET_MASK                                                               0x00000400L\n#define CKSVII2C_IC_INTR_MASK__M_GEN_CALL_MASK                                                                0x00000800L\n#define CKSVII2C_IC_INTR_MASK__M_RESTART_DET_MASK                                                             0x00001000L\n#define CKSVII2C_IC_INTR_MASK__M_MST_ON_HOLD_MASK                                                             0x00002000L\n#define CKSVII2C_IC_INTR_MASK__M_SCL_STUCK_AT_LOW_MASK                                                        0x00004000L\n\n\n#define CKSVII2C_IC_RX_TL__RX_TL__SHIFT                                                                       0x0\n#define CKSVII2C_IC_RX_TL__RX_TL_MASK                                                                         0x000000FFL\n\n#define CKSVII2C_IC_TX_TL__TX_TL__SHIFT                                                                       0x0\n#define CKSVII2C_IC_TX_TL__TX_TL_MASK                                                                         0x000000FFL\n\n\n\n\n\n\n\n\n\n\n\n\n#define CKSVII2C_IC_ENABLE__ENABLE__SHIFT                                                                     0x0\n#define CKSVII2C_IC_ENABLE__ABORT__SHIFT                                                                      0x1\n#define CKSVII2C_IC_ENABLE__TX_CMD_BLOCK__SHIFT                                                               0x2\n#define CKSVII2C_IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__SHIFT                                                  0x3\n#define CKSVII2C_IC_ENABLE__ENABLE_MASK                                                                       0x00000001L\n#define CKSVII2C_IC_ENABLE__ABORT_MASK                                                                        0x00000002L\n#define CKSVII2C_IC_ENABLE__TX_CMD_BLOCK_MASK                                                                 0x00000004L\n#define CKSVII2C_IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE_MASK                                                    0x00000008L\n\n#define CKSVII2C_IC_STATUS__ACTIVITY__SHIFT                                                                   0x0\n#define CKSVII2C_IC_STATUS__TFNF__SHIFT                                                                       0x1\n#define CKSVII2C_IC_STATUS__TFE__SHIFT                                                                        0x2\n#define CKSVII2C_IC_STATUS__RFNE__SHIFT                                                                       0x3\n#define CKSVII2C_IC_STATUS__RFF__SHIFT                                                                        0x4\n#define CKSVII2C_IC_STATUS__MST_ACTIVITY__SHIFT                                                               0x5\n#define CKSVII2C_IC_STATUS__SLV_ACTIVITY__SHIFT                                                               0x6\n#define CKSVII2C_IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__SHIFT                                                     0x7\n#define CKSVII2C_IC_STATUS__MST_HOLD_RX_FIFO_FULL__SHIFT                                                      0x8\n#define CKSVII2C_IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__SHIFT                                                     0x9\n#define CKSVII2C_IC_STATUS__SLV_HOLD_RX_FIFO_FULL__SHIFT                                                      0xa\n#define CKSVII2C_IC_STATUS__SDA_STUCK_NOT_RECOVERED__SHIFT                                                    0xb\n#define CKSVII2C_IC_STATUS__ACTIVITY_MASK                                                                     0x00000001L\n#define CKSVII2C_IC_STATUS__TFNF_MASK                                                                         0x00000002L\n#define CKSVII2C_IC_STATUS__TFE_MASK                                                                          0x00000004L\n#define CKSVII2C_IC_STATUS__RFNE_MASK                                                                         0x00000008L\n#define CKSVII2C_IC_STATUS__RFF_MASK                                                                          0x00000010L\n#define CKSVII2C_IC_STATUS__MST_ACTIVITY_MASK                                                                 0x00000020L\n#define CKSVII2C_IC_STATUS__SLV_ACTIVITY_MASK                                                                 0x00000040L\n#define CKSVII2C_IC_STATUS__MST_HOLD_TX_FIFO_EMPTY_MASK                                                       0x00000080L\n#define CKSVII2C_IC_STATUS__MST_HOLD_RX_FIFO_FULL_MASK                                                        0x00000100L\n#define CKSVII2C_IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY_MASK                                                       0x00000200L\n#define CKSVII2C_IC_STATUS__SLV_HOLD_RX_FIFO_FULL_MASK                                                        0x00000400L\n#define CKSVII2C_IC_STATUS__SDA_STUCK_NOT_RECOVERED_MASK                                                      0x00000800L\n\n#define CKSVII2C_IC_TXFLR__TXFLR__SHIFT                                                                       0x0\n#define CKSVII2C_IC_TXFLR__TXFLR_MASK                                                                         0x0000003FL\n\n#define CKSVII2C_IC_RXFLR__RXFLR__SHIFT                                                                       0x0\n#define CKSVII2C_IC_RXFLR__RXFLR_MASK                                                                         0x0000003FL\n\n#define CKSVII2C_IC_SDA_HOLD__IC_SDA_TX_HOLD__SHIFT                                                           0x0\n#define CKSVII2C_IC_SDA_HOLD__IC_SDA_RX_HOLD__SHIFT                                                           0x10\n#define CKSVII2C_IC_SDA_HOLD__IC_SDA_TX_HOLD_MASK                                                             0x0000FFFFL\n#define CKSVII2C_IC_SDA_HOLD__IC_SDA_RX_HOLD_MASK                                                             0x00FF0000L\n\n\n\n\n\n\n#define CKSVII2C_IC_SDA_SETUP__SDA_SETUP__SHIFT                                                               0x0\n#define CKSVII2C_IC_SDA_SETUP__SDA_SETUP_MASK                                                                 0x000000FFL\n\n#define CKSVII2C_IC_ACK_GENERAL_CALL__ACK_GENERAL_CALL__SHIFT                                                 0x0\n#define CKSVII2C_IC_ACK_GENERAL_CALL__ACK_GENERAL_CALL_MASK                                                   0x00000001L\n\n#define CKSVII2C_IC_ENABLE_STATUS__IC_EN__SHIFT                                                               0x0\n#define CKSVII2C_IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__SHIFT                                             0x1\n#define CKSVII2C_IC_ENABLE_STATUS__SLV_RX_DATA_LOST__SHIFT                                                    0x2\n#define CKSVII2C_IC_ENABLE_STATUS__IC_EN_MASK                                                                 0x00000001L\n#define CKSVII2C_IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY_MASK                                               0x00000002L\n#define CKSVII2C_IC_ENABLE_STATUS__SLV_RX_DATA_LOST_MASK                                                      0x00000004L\n\n#define CKSVII2C_IC_FS_SPKLEN__FS_SPKLEN__SHIFT                                                               0x0\n#define CKSVII2C_IC_FS_SPKLEN__FS_SPKLEN_MASK                                                                 0x000000FFL\n\n#define CKSVII2C_IC_HS_SPKLEN__HS_SPKLEN__SHIFT                                                               0x0\n#define CKSVII2C_IC_HS_SPKLEN__HS_SPKLEN_MASK                                                                 0x000000FFL\n\n\n#define CKSVII2C_IC_COMP_PARAM_1__APB_DATA_WIDTH__SHIFT                                                       0x0\n#define CKSVII2C_IC_COMP_PARAM_1__MAX_SPEED_MODE__SHIFT                                                       0x2\n#define CKSVII2C_IC_COMP_PARAM_1__HC_COUNT_VALUES__SHIFT                                                      0x4\n#define CKSVII2C_IC_COMP_PARAM_1__INTR_IO__SHIFT                                                              0x5\n#define CKSVII2C_IC_COMP_PARAM_1__HAS_DMA__SHIFT                                                              0x6\n#define CKSVII2C_IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__SHIFT                                                   0x7\n#define CKSVII2C_IC_COMP_PARAM_1__RX_BUFFER_DEPTH__SHIFT                                                      0x8\n#define CKSVII2C_IC_COMP_PARAM_1__TX_BUFFER_DEPTH__SHIFT                                                      0x10\n#define CKSVII2C_IC_COMP_PARAM_1__APB_DATA_WIDTH_MASK                                                         0x00000003L\n#define CKSVII2C_IC_COMP_PARAM_1__MAX_SPEED_MODE_MASK                                                         0x0000000CL\n#define CKSVII2C_IC_COMP_PARAM_1__HC_COUNT_VALUES_MASK                                                        0x00000010L\n#define CKSVII2C_IC_COMP_PARAM_1__INTR_IO_MASK                                                                0x00000020L\n#define CKSVII2C_IC_COMP_PARAM_1__HAS_DMA_MASK                                                                0x00000040L\n#define CKSVII2C_IC_COMP_PARAM_1__ADD_ENCODED_PARAMS_MASK                                                     0x00000080L\n#define CKSVII2C_IC_COMP_PARAM_1__RX_BUFFER_DEPTH_MASK                                                        0x0000FF00L\n#define CKSVII2C_IC_COMP_PARAM_1__TX_BUFFER_DEPTH_MASK                                                        0x00FF0000L\n\n#define CKSVII2C_IC_COMP_VERSION__COMP_VERSION__SHIFT                                                         0x0\n#define CKSVII2C_IC_COMP_VERSION__COMP_VERSION_MASK                                                           0xFFFFFFFFL\n\n#define CKSVII2C_IC_COMP_TYPE__COMP_TYPE__SHIFT                                                               0x0\n#define CKSVII2C_IC_COMP_TYPE__COMP_TYPE_MASK                                                                 0xFFFFFFFFL\n\n#define CKSVII2C1_IC_CON__IC1_MASTER_MODE__SHIFT                                                              0x0\n#define CKSVII2C1_IC_CON__IC1_MAX_SPEED_MODE__SHIFT                                                           0x1\n#define CKSVII2C1_IC_CON__IC1_10BITADDR_SLAVE__SHIFT                                                          0x3\n#define CKSVII2C1_IC_CON__IC1_10BITADDR_MASTER__SHIFT                                                         0x4\n#define CKSVII2C1_IC_CON__IC1_RESTART_EN__SHIFT                                                               0x5\n#define CKSVII2C1_IC_CON__IC1_SLAVE_DISABLE__SHIFT                                                            0x6\n#define CKSVII2C1_IC_CON__STOP1_DET_IFADDRESSED__SHIFT                                                        0x7\n#define CKSVII2C1_IC_CON__TX1_EMPTY_CTRL__SHIFT                                                               0x8\n#define CKSVII2C1_IC_CON__RX1_FIFO_FULL_HLD_CTRL__SHIFT                                                       0x9\n#define CKSVII2C1_IC_CON__BUS_CLEAR_FEATURE_CTRL1__SHIFT                                                      0xb\n#define CKSVII2C1_IC_CON__IC1_MASTER_MODE_MASK                                                                0x00000001L\n#define CKSVII2C1_IC_CON__IC1_MAX_SPEED_MODE_MASK                                                             0x00000006L\n#define CKSVII2C1_IC_CON__IC1_10BITADDR_SLAVE_MASK                                                            0x00000008L\n#define CKSVII2C1_IC_CON__IC1_10BITADDR_MASTER_MASK                                                           0x00000010L\n#define CKSVII2C1_IC_CON__IC1_RESTART_EN_MASK                                                                 0x00000020L\n#define CKSVII2C1_IC_CON__IC1_SLAVE_DISABLE_MASK                                                              0x00000040L\n#define CKSVII2C1_IC_CON__STOP1_DET_IFADDRESSED_MASK                                                          0x00000080L\n#define CKSVII2C1_IC_CON__TX1_EMPTY_CTRL_MASK                                                                 0x00000100L\n#define CKSVII2C1_IC_CON__RX1_FIFO_FULL_HLD_CTRL_MASK                                                         0x00000200L\n#define CKSVII2C1_IC_CON__BUS_CLEAR_FEATURE_CTRL1_MASK                                                        0x00000800L\n\n#define CKSVII2C1_IC_TAR__IC1_TAR__SHIFT                                                                      0x0\n#define CKSVII2C1_IC_TAR__GC1_OR_START__SHIFT                                                                 0xa\n#define CKSVII2C1_IC_TAR__SPECIAL1__SHIFT                                                                     0xb\n#define CKSVII2C1_IC_TAR__IC1_10BITADDR_MASTER__SHIFT                                                         0xc\n#define CKSVII2C1_IC_TAR__IC1_TAR_MASK                                                                        0x000003FFL\n#define CKSVII2C1_IC_TAR__GC1_OR_START_MASK                                                                   0x00000400L\n#define CKSVII2C1_IC_TAR__SPECIAL1_MASK                                                                       0x00000800L\n#define CKSVII2C1_IC_TAR__IC1_10BITADDR_MASTER_MASK                                                           0x00001000L\n\n#define CKSVII2C1_IC_SAR__IC1_SAR__SHIFT                                                                      0x0\n#define CKSVII2C1_IC_SAR__IC1_SAR_MASK                                                                        0x000003FFL\n\n#define CKSVII2C1_IC_HS_MADDR__IC1_HS_MADDR__SHIFT                                                            0x0\n#define CKSVII2C1_IC_HS_MADDR__IC1_HS_MADDR_MASK                                                              0x00000007L\n\n#define CKSVII2C1_IC_DATA_CMD__DAT1__SHIFT                                                                    0x0\n#define CKSVII2C1_IC_DATA_CMD__CMD1__SHIFT                                                                    0x8\n#define CKSVII2C1_IC_DATA_CMD__STOP1__SHIFT                                                                   0x9\n#define CKSVII2C1_IC_DATA_CMD__RESTART1__SHIFT                                                                0xa\n#define CKSVII2C1_IC_DATA_CMD__FIRST1_DATA_BYTE__SHIFT                                                        0xb\n#define CKSVII2C1_IC_DATA_CMD__DAT1_MASK                                                                      0x000000FFL\n#define CKSVII2C1_IC_DATA_CMD__CMD1_MASK                                                                      0x00000100L\n#define CKSVII2C1_IC_DATA_CMD__STOP1_MASK                                                                     0x00000200L\n#define CKSVII2C1_IC_DATA_CMD__RESTART1_MASK                                                                  0x00000400L\n#define CKSVII2C1_IC_DATA_CMD__FIRST1_DATA_BYTE_MASK                                                          0x00000800L\n\n#define CKSVII2C1_IC_SS_SCL_HCNT__IC1_SS_SCL_HCNT__SHIFT                                                      0x0\n#define CKSVII2C1_IC_SS_SCL_HCNT__IC1_SS_SCL_HCNT_MASK                                                        0x0000FFFFL\n\n#define CKSVII2C1_IC_SS_SCL_LCNT__IC1_SS_SCL_LCNT__SHIFT                                                      0x0\n#define CKSVII2C1_IC_SS_SCL_LCNT__IC1_SS_SCL_LCNT_MASK                                                        0x0000FFFFL\n\n#define CKSVII2C1_IC_FS_SCL_HCNT__IC1_FS_SCL_HCNT__SHIFT                                                      0x0\n#define CKSVII2C1_IC_FS_SCL_HCNT__IC1_FS_SCL_HCNT_MASK                                                        0x0000FFFFL\n\n#define CKSVII2C1_IC_FS_SCL_LCNT__IC1_FS_SCL_LCNT__SHIFT                                                      0x0\n#define CKSVII2C1_IC_FS_SCL_LCNT__IC1_FS_SCL_LCNT_MASK                                                        0x0000FFFFL\n\n#define CKSVII2C1_IC_HS_SCL_HCNT__IC1_HS_SCL_HCNT__SHIFT                                                      0x0\n#define CKSVII2C1_IC_HS_SCL_HCNT__IC1_HS_SCL_HCNT_MASK                                                        0x0000FFFFL\n\n#define CKSVII2C1_IC_HS_SCL_LCNT__IC1_HS_SCL_LCNT__SHIFT                                                      0x0\n#define CKSVII2C1_IC_HS_SCL_LCNT__IC1_HS_SCL_LCNT_MASK                                                        0x0000FFFFL\n\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_UNDER__SHIFT                                                            0x0\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_OVER__SHIFT                                                             0x1\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_FULL__SHIFT                                                             0x2\n#define CKSVII2C1_IC_INTR_STAT__R1_TX_OVER__SHIFT                                                             0x3\n#define CKSVII2C1_IC_INTR_STAT__R1_TX_EMPTY__SHIFT                                                            0x4\n#define CKSVII2C1_IC_INTR_STAT__R1_RD_REQ__SHIFT                                                              0x5\n#define CKSVII2C1_IC_INTR_STAT__R1_TX_ABRT__SHIFT                                                             0x6\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_DONE__SHIFT                                                             0x7\n#define CKSVII2C1_IC_INTR_STAT__R1_ACTIVITY__SHIFT                                                            0x8\n#define CKSVII2C1_IC_INTR_STAT__R1_STOP_DET__SHIFT                                                            0x9\n#define CKSVII2C1_IC_INTR_STAT__R1_START_DET__SHIFT                                                           0xa\n#define CKSVII2C1_IC_INTR_STAT__R1_GEN_CALL__SHIFT                                                            0xb\n#define CKSVII2C1_IC_INTR_STAT__R1_RESTART_DET__SHIFT                                                         0xc\n#define CKSVII2C1_IC_INTR_STAT__R1_MST_ON_HOLD__SHIFT                                                         0xd\n#define CKSVII2C1_IC_INTR_STAT__R1_SCL_STUCK_AT_LOW__SHIFT                                                    0xe\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_UNDER_MASK                                                              0x00000001L\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_OVER_MASK                                                               0x00000002L\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_FULL_MASK                                                               0x00000004L\n#define CKSVII2C1_IC_INTR_STAT__R1_TX_OVER_MASK                                                               0x00000008L\n#define CKSVII2C1_IC_INTR_STAT__R1_TX_EMPTY_MASK                                                              0x00000010L\n#define CKSVII2C1_IC_INTR_STAT__R1_RD_REQ_MASK                                                                0x00000020L\n#define CKSVII2C1_IC_INTR_STAT__R1_TX_ABRT_MASK                                                               0x00000040L\n#define CKSVII2C1_IC_INTR_STAT__R1_RX_DONE_MASK                                                               0x00000080L\n#define CKSVII2C1_IC_INTR_STAT__R1_ACTIVITY_MASK                                                              0x00000100L\n#define CKSVII2C1_IC_INTR_STAT__R1_STOP_DET_MASK                                                              0x00000200L\n#define CKSVII2C1_IC_INTR_STAT__R1_START_DET_MASK                                                             0x00000400L\n#define CKSVII2C1_IC_INTR_STAT__R1_GEN_CALL_MASK                                                              0x00000800L\n#define CKSVII2C1_IC_INTR_STAT__R1_RESTART_DET_MASK                                                           0x00001000L\n#define CKSVII2C1_IC_INTR_STAT__R1_MST_ON_HOLD_MASK                                                           0x00002000L\n#define CKSVII2C1_IC_INTR_STAT__R1_SCL_STUCK_AT_LOW_MASK                                                      0x00004000L\n\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_UNDER__SHIFT                                                            0x0\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_OVER__SHIFT                                                             0x1\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_FULL__SHIFT                                                             0x2\n#define CKSVII2C1_IC_INTR_MASK__M1_TX_OVER__SHIFT                                                             0x3\n#define CKSVII2C1_IC_INTR_MASK__M1_TX_EMPTY__SHIFT                                                            0x4\n#define CKSVII2C1_IC_INTR_MASK__M1_RD_REQ__SHIFT                                                              0x5\n#define CKSVII2C1_IC_INTR_MASK__M1_TX_ABRT__SHIFT                                                             0x6\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_DONE__SHIFT                                                             0x7\n#define CKSVII2C1_IC_INTR_MASK__M1_ACTIVITY__SHIFT                                                            0x8\n#define CKSVII2C1_IC_INTR_MASK__M1_STOP_DET__SHIFT                                                            0x9\n#define CKSVII2C1_IC_INTR_MASK__M1_START_DET__SHIFT                                                           0xa\n#define CKSVII2C1_IC_INTR_MASK__M1_GEN_CALL__SHIFT                                                            0xb\n#define CKSVII2C1_IC_INTR_MASK__M1_RESTART_DET__SHIFT                                                         0xc\n#define CKSVII2C1_IC_INTR_MASK__M1_MST_ON_HOLD__SHIFT                                                         0xd\n#define CKSVII2C1_IC_INTR_MASK__M1_SCL_STUCK_AT_LOW__SHIFT                                                    0xe\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_UNDER_MASK                                                              0x00000001L\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_OVER_MASK                                                               0x00000002L\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_FULL_MASK                                                               0x00000004L\n#define CKSVII2C1_IC_INTR_MASK__M1_TX_OVER_MASK                                                               0x00000008L\n#define CKSVII2C1_IC_INTR_MASK__M1_TX_EMPTY_MASK                                                              0x00000010L\n#define CKSVII2C1_IC_INTR_MASK__M1_RD_REQ_MASK                                                                0x00000020L\n#define CKSVII2C1_IC_INTR_MASK__M1_TX_ABRT_MASK                                                               0x00000040L\n#define CKSVII2C1_IC_INTR_MASK__M1_RX_DONE_MASK                                                               0x00000080L\n#define CKSVII2C1_IC_INTR_MASK__M1_ACTIVITY_MASK                                                              0x00000100L\n#define CKSVII2C1_IC_INTR_MASK__M1_STOP_DET_MASK                                                              0x00000200L\n#define CKSVII2C1_IC_INTR_MASK__M1_START_DET_MASK                                                             0x00000400L\n#define CKSVII2C1_IC_INTR_MASK__M1_GEN_CALL_MASK                                                              0x00000800L\n#define CKSVII2C1_IC_INTR_MASK__M1_RESTART_DET_MASK                                                           0x00001000L\n#define CKSVII2C1_IC_INTR_MASK__M1_MST_ON_HOLD_MASK                                                           0x00002000L\n#define CKSVII2C1_IC_INTR_MASK__M1_SCL_STUCK_AT_LOW_MASK                                                      0x00004000L\n\n\n#define CKSVII2C1_IC_RX_TL__RX1_TL__SHIFT                                                                     0x0\n#define CKSVII2C1_IC_RX_TL__RX1_TL_MASK                                                                       0x000000FFL\n\n#define CKSVII2C1_IC_TX_TL__TX1_TL__SHIFT                                                                     0x0\n#define CKSVII2C1_IC_TX_TL__TX1_TL_MASK                                                                       0x000000FFL\n\n\n\n\n\n\n\n\n\n\n\n\n#define CKSVII2C1_IC_ENABLE__ENABLE1__SHIFT                                                                   0x0\n#define CKSVII2C1_IC_ENABLE__ABORT1__SHIFT                                                                    0x1\n#define CKSVII2C1_IC_ENABLE__TX1_CMD_BLOCK__SHIFT                                                             0x2\n#define CKSVII2C1_IC_ENABLE__SDA1_STUCK_RECOVERY_ENABLE__SHIFT                                                0x3\n#define CKSVII2C1_IC_ENABLE__ENABLE1_MASK                                                                     0x00000001L\n#define CKSVII2C1_IC_ENABLE__ABORT1_MASK                                                                      0x00000002L\n#define CKSVII2C1_IC_ENABLE__TX1_CMD_BLOCK_MASK                                                               0x00000004L\n#define CKSVII2C1_IC_ENABLE__SDA1_STUCK_RECOVERY_ENABLE_MASK                                                  0x00000008L\n\n#define CKSVII2C1_IC_STATUS__ACTIVITY1__SHIFT                                                                 0x0\n#define CKSVII2C1_IC_STATUS__TFNF1__SHIFT                                                                     0x1\n#define CKSVII2C1_IC_STATUS__TFE1__SHIFT                                                                      0x2\n#define CKSVII2C1_IC_STATUS__RFNE1__SHIFT                                                                     0x3\n#define CKSVII2C1_IC_STATUS__RFF1__SHIFT                                                                      0x4\n#define CKSVII2C1_IC_STATUS__MST1_ACTIVITY__SHIFT                                                             0x5\n#define CKSVII2C1_IC_STATUS__SLV1_ACTIVITY__SHIFT                                                             0x6\n#define CKSVII2C1_IC_STATUS__MST1_HOLD_TX_FIFO_EMPTY__SHIFT                                                   0x7\n#define CKSVII2C1_IC_STATUS__MST1_HOLD_RX_FIFO_FULL__SHIFT                                                    0x8\n#define CKSVII2C1_IC_STATUS__SLV1_HOLD_TX_FIFO_EMPTY__SHIFT                                                   0x9\n#define CKSVII2C1_IC_STATUS__SLV1_HOLD_RX_FIFO_FULL__SHIFT                                                    0xa\n#define CKSVII2C1_IC_STATUS__SDA1_STUCK_NOT_RECOVERED__SHIFT                                                  0xb\n#define CKSVII2C1_IC_STATUS__ACTIVITY1_MASK                                                                   0x00000001L\n#define CKSVII2C1_IC_STATUS__TFNF1_MASK                                                                       0x00000002L\n#define CKSVII2C1_IC_STATUS__TFE1_MASK                                                                        0x00000004L\n#define CKSVII2C1_IC_STATUS__RFNE1_MASK                                                                       0x00000008L\n#define CKSVII2C1_IC_STATUS__RFF1_MASK                                                                        0x00000010L\n#define CKSVII2C1_IC_STATUS__MST1_ACTIVITY_MASK                                                               0x00000020L\n#define CKSVII2C1_IC_STATUS__SLV1_ACTIVITY_MASK                                                               0x00000040L\n#define CKSVII2C1_IC_STATUS__MST1_HOLD_TX_FIFO_EMPTY_MASK                                                     0x00000080L\n#define CKSVII2C1_IC_STATUS__MST1_HOLD_RX_FIFO_FULL_MASK                                                      0x00000100L\n#define CKSVII2C1_IC_STATUS__SLV1_HOLD_TX_FIFO_EMPTY_MASK                                                     0x00000200L\n#define CKSVII2C1_IC_STATUS__SLV1_HOLD_RX_FIFO_FULL_MASK                                                      0x00000400L\n#define CKSVII2C1_IC_STATUS__SDA1_STUCK_NOT_RECOVERED_MASK                                                    0x00000800L\n\n#define CKSVII2C1_IC_TXFLR__TXFLR1__SHIFT                                                                     0x0\n#define CKSVII2C1_IC_TXFLR__TXFLR1_MASK                                                                       0x0000003FL\n\n#define CKSVII2C1_IC_RXFLR__RXFLR1__SHIFT                                                                     0x0\n#define CKSVII2C1_IC_RXFLR__RXFLR1_MASK                                                                       0x0000003FL\n\n#define CKSVII2C1_IC_SDA_HOLD__IC1_SDA_TX_HOLD__SHIFT                                                         0x0\n#define CKSVII2C1_IC_SDA_HOLD__IC1_SDA_RX_HOLD__SHIFT                                                         0x10\n#define CKSVII2C1_IC_SDA_HOLD__IC1_SDA_TX_HOLD_MASK                                                           0x0000FFFFL\n#define CKSVII2C1_IC_SDA_HOLD__IC1_SDA_RX_HOLD_MASK                                                           0x00FF0000L\n\n\n\n\n\n\n#define CKSVII2C1_IC_SDA_SETUP__SDA1_SETUP__SHIFT                                                             0x0\n#define CKSVII2C1_IC_SDA_SETUP__SDA1_SETUP_MASK                                                               0x000000FFL\n\n#define CKSVII2C1_IC_ACK_GENERAL_CALL__ACK1_GENERAL_CALL__SHIFT                                               0x0\n#define CKSVII2C1_IC_ACK_GENERAL_CALL__ACK1_GENERAL_CALL_MASK                                                 0x00000001L\n\n#define CKSVII2C1_IC_ENABLE_STATUS__IC1_EN__SHIFT                                                             0x0\n#define CKSVII2C1_IC_ENABLE_STATUS__SLV1_DISABLED_WHILE_BUSY__SHIFT                                           0x1\n#define CKSVII2C1_IC_ENABLE_STATUS__SLV1_RX_DATA_LOST__SHIFT                                                  0x2\n#define CKSVII2C1_IC_ENABLE_STATUS__IC1_EN_MASK                                                               0x00000001L\n#define CKSVII2C1_IC_ENABLE_STATUS__SLV1_DISABLED_WHILE_BUSY_MASK                                             0x00000002L\n#define CKSVII2C1_IC_ENABLE_STATUS__SLV1_RX_DATA_LOST_MASK                                                    0x00000004L\n\n#define CKSVII2C1_IC_FS_SPKLEN__FS1_SPKLEN__SHIFT                                                             0x0\n#define CKSVII2C1_IC_FS_SPKLEN__FS1_SPKLEN_MASK                                                               0x000000FFL\n\n#define CKSVII2C1_IC_HS_SPKLEN__HS1_SPKLEN__SHIFT                                                             0x0\n#define CKSVII2C1_IC_HS_SPKLEN__HS1_SPKLEN_MASK                                                               0x000000FFL\n\n\n#define CKSVII2C1_IC_COMP_PARAM_1__APB1_DATA_WIDTH__SHIFT                                                     0x0\n#define CKSVII2C1_IC_COMP_PARAM_1__MAX1_SPEED_MODE__SHIFT                                                     0x2\n#define CKSVII2C1_IC_COMP_PARAM_1__HC1_COUNT_VALUES__SHIFT                                                    0x4\n#define CKSVII2C1_IC_COMP_PARAM_1__INTR1_IO__SHIFT                                                            0x5\n#define CKSVII2C1_IC_COMP_PARAM_1__HAS1_DMA__SHIFT                                                            0x6\n#define CKSVII2C1_IC_COMP_PARAM_1__ADD1_ENCODED_PARAMS__SHIFT                                                 0x7\n#define CKSVII2C1_IC_COMP_PARAM_1__RX1_BUFFER_DEPTH__SHIFT                                                    0x8\n#define CKSVII2C1_IC_COMP_PARAM_1__TX1_BUFFER_DEPTH__SHIFT                                                    0x10\n#define CKSVII2C1_IC_COMP_PARAM_1__APB1_DATA_WIDTH_MASK                                                       0x00000003L\n#define CKSVII2C1_IC_COMP_PARAM_1__MAX1_SPEED_MODE_MASK                                                       0x0000000CL\n#define CKSVII2C1_IC_COMP_PARAM_1__HC1_COUNT_VALUES_MASK                                                      0x00000010L\n#define CKSVII2C1_IC_COMP_PARAM_1__INTR1_IO_MASK                                                              0x00000020L\n#define CKSVII2C1_IC_COMP_PARAM_1__HAS1_DMA_MASK                                                              0x00000040L\n#define CKSVII2C1_IC_COMP_PARAM_1__ADD1_ENCODED_PARAMS_MASK                                                   0x00000080L\n#define CKSVII2C1_IC_COMP_PARAM_1__RX1_BUFFER_DEPTH_MASK                                                      0x0000FF00L\n#define CKSVII2C1_IC_COMP_PARAM_1__TX1_BUFFER_DEPTH_MASK                                                      0x00FF0000L\n\n#define CKSVII2C1_IC_COMP_VERSION__COMP1_VERSION__SHIFT                                                       0x0\n#define CKSVII2C1_IC_COMP_VERSION__COMP1_VERSION_MASK                                                         0xFFFFFFFFL\n\n#define CKSVII2C1_IC_COMP_TYPE__COMP1_TYPE__SHIFT                                                             0x0\n#define CKSVII2C1_IC_COMP_TYPE__COMP1_TYPE_MASK                                                               0xFFFFFFFFL\n\n#define SMUIO_PWRMGT__i2c_clk_gate_en__SHIFT                                                                  0x0\n#define SMUIO_PWRMGT__i2c1_clk_gate_en__SHIFT                                                                 0x4\n#define SMUIO_PWRMGT__i2c_clk_gate_en_MASK                                                                    0x00000001L\n#define SMUIO_PWRMGT__i2c1_clk_gate_en_MASK                                                                   0x00000010L\n\n\n\n\n#define ROM_CNTL__CLOCK_GATING_EN__SHIFT                                                                      0x0\n#define ROM_CNTL__READ_MODE__SHIFT                                                                            0x1\n#define ROM_CNTL__READ_MODE_OVERRIDE__SHIFT                                                                   0x3\n#define ROM_CNTL__SPI_TIMING_RELAX_SCK__SHIFT                                                                 0x4\n#define ROM_CNTL__SPI_TIMING_RELAX_SCK_OVERRIDE__SHIFT                                                        0x5\n#define ROM_CNTL__FOUR_BYTE_ADDRESS_MODE__SHIFT                                                               0x6\n#define ROM_CNTL__DUMMY_CYCLE_NUM__SHIFT                                                                      0x8\n#define ROM_CNTL__SPI_TIMING_RELAX__SHIFT                                                                     0x14\n#define ROM_CNTL__SPI_TIMING_RELAX_OVERRIDE__SHIFT                                                            0x15\n#define ROM_CNTL__SPI_FAST_MODE__SHIFT                                                                        0x16\n#define ROM_CNTL__SPI_FAST_MODE_OVERRIDE__SHIFT                                                               0x17\n#define ROM_CNTL__SCK_PRESCALE_REFCLK__SHIFT                                                                  0x18\n#define ROM_CNTL__SCK_PRESCALE_REFCLK_OVERRIDE__SHIFT                                                         0x1c\n#define ROM_CNTL__ROM_INDEX_ADDRESS_AUTO_INCREASE__SHIFT                                                      0x1d\n#define ROM_CNTL__PAD_SAMPLE_MODE__SHIFT                                                                      0x1e\n#define ROM_CNTL__PAD_SAMPLE_MODE_OVERRIDE__SHIFT                                                             0x1f\n#define ROM_CNTL__CLOCK_GATING_EN_MASK                                                                        0x00000001L\n#define ROM_CNTL__READ_MODE_MASK                                                                              0x00000006L\n#define ROM_CNTL__READ_MODE_OVERRIDE_MASK                                                                     0x00000008L\n#define ROM_CNTL__SPI_TIMING_RELAX_SCK_MASK                                                                   0x00000010L\n#define ROM_CNTL__SPI_TIMING_RELAX_SCK_OVERRIDE_MASK                                                          0x00000020L\n#define ROM_CNTL__FOUR_BYTE_ADDRESS_MODE_MASK                                                                 0x00000040L\n#define ROM_CNTL__DUMMY_CYCLE_NUM_MASK                                                                        0x00000F00L\n#define ROM_CNTL__SPI_TIMING_RELAX_MASK                                                                       0x00100000L\n#define ROM_CNTL__SPI_TIMING_RELAX_OVERRIDE_MASK                                                              0x00200000L\n#define ROM_CNTL__SPI_FAST_MODE_MASK                                                                          0x00400000L\n#define ROM_CNTL__SPI_FAST_MODE_OVERRIDE_MASK                                                                 0x00800000L\n#define ROM_CNTL__SCK_PRESCALE_REFCLK_MASK                                                                    0x0F000000L\n#define ROM_CNTL__SCK_PRESCALE_REFCLK_OVERRIDE_MASK                                                           0x10000000L\n#define ROM_CNTL__ROM_INDEX_ADDRESS_AUTO_INCREASE_MASK                                                        0x20000000L\n#define ROM_CNTL__PAD_SAMPLE_MODE_MASK                                                                        0x40000000L\n#define ROM_CNTL__PAD_SAMPLE_MODE_OVERRIDE_MASK                                                               0x80000000L\n\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR__SHIFT                                                        0x0\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE__SHIFT                                                           0x19\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE__SHIFT                                                            0x1a\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE__SHIFT                                                       0x1c\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR_MASK                                                          0x01FFFFFFL\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE_MASK                                                             0x02000000L\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE_MASK                                                              0x0C000000L\n#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE_MASK                                                         0x10000000L\n\n#define ROM_STATUS__ROM_BUSY__SHIFT                                                                           0x0\n#define ROM_STATUS__ROM_BUSY_MASK                                                                             0x00000001L\n\n#define CGTT_ROM_CLK_CTRL0__ON_DELAY__SHIFT                                                                   0x0\n#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS__SHIFT                                                             0x4\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT                                                             0x1e\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT                                                             0x1f\n#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK                                                                     0x0000000FL\n#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK                                                               0x00000FF0L\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK                                                               0x40000000L\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK                                                               0x80000000L\n\n#define ROM_INDEX__ROM_INDEX__SHIFT                                                                           0x0\n#define ROM_INDEX__ROM_INDEX_MASK                                                                             0x01FFFFFFL\n\n#define ROM_DATA__ROM_DATA__SHIFT                                                                             0x0\n#define ROM_DATA__ROM_DATA_MASK                                                                               0xFFFFFFFFL\n\n#define ROM_START__ROM_START__SHIFT                                                                           0x0\n#define ROM_START__ROM_START_MASK                                                                             0x01FFFFFFL\n\n#define ROM_SW_CNTL__DATA_SIZE__SHIFT                                                                         0x0\n#define ROM_SW_CNTL__COMMAND_SIZE__SHIFT                                                                      0x10\n#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE__SHIFT                                                         0x13\n#define ROM_SW_CNTL__DATA_SIZE_MASK                                                                           0x0000FFFFL\n#define ROM_SW_CNTL__COMMAND_SIZE_MASK                                                                        0x00070000L\n#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK                                                           0x00080000L\n\n#define ROM_SW_STATUS__ROM_SW_DONE__SHIFT                                                                     0x0\n#define ROM_SW_STATUS__ROM_SW_DONE_MASK                                                                       0x00000001L\n\n#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION__SHIFT                                                             0x0\n#define ROM_SW_COMMAND__ROM_SW_ADDRESS__SHIFT                                                                 0x8\n#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK                                                               0x000000FFL\n#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK                                                                   0xFFFFFF00L\n\n#define ROM_SW_DATA_1__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_1__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_2__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_2__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_3__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_3__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_4__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_4__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_5__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_5__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_6__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_6__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_7__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_7__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_8__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_8__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_9__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_9__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_10__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_10__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_11__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_11__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_12__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_12__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_13__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_13__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_14__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_14__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_15__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_15__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_16__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_16__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_17__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_17__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_18__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_18__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_19__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_19__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_20__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_20__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_21__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_21__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_22__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_22__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_23__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_23__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_24__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_24__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_25__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_25__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_26__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_26__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_27__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_27__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_28__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_28__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_29__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_29__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_30__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_30__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_31__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_31__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_32__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_32__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_33__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_33__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_34__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_34__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_35__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_35__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_36__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_36__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_37__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_37__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_38__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_38__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_39__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_39__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_40__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_40__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_41__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_41__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_42__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_42__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_43__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_43__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_44__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_44__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_45__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_45__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_46__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_46__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_47__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_47__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_48__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_48__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_49__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_49__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_50__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_50__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_51__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_51__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_52__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_52__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_53__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_53__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_54__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_54__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_55__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_55__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_56__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_56__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_57__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_57__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_58__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_58__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_59__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_59__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_60__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_60__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_61__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_61__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_62__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_62__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_63__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_63__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_64__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_64__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n\n\n\n#define SMU_GPIOPAD_SW_INT_STAT__SW_INT_STAT__SHIFT                                                           0x0\n#define SMU_GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK                                                             0x00000001L\n\n#define SMU_GPIOPAD_MASK__GPIO_MASK__SHIFT                                                                    0x0\n#define SMU_GPIOPAD_MASK__GPIO_MASK_MASK                                                                      0x7FFFFFFFL\n\n#define SMU_GPIOPAD_A__GPIO_A__SHIFT                                                                          0x0\n#define SMU_GPIOPAD_A__GPIO_A_MASK                                                                            0x7FFFFFFFL\n\n#define SMU_GPIOPAD_TXIMPSEL__GPIO_TXIMPSEL__SHIFT                                                            0x0\n#define SMU_GPIOPAD_TXIMPSEL__GPIO_TXIMPSEL_MASK                                                              0x7FFFFFFFL\n\n#define SMU_GPIOPAD_EN__GPIO_EN__SHIFT                                                                        0x0\n#define SMU_GPIOPAD_EN__GPIO_EN_MASK                                                                          0x7FFFFFFFL\n\n#define SMU_GPIOPAD_Y__GPIO_Y__SHIFT                                                                          0x0\n#define SMU_GPIOPAD_Y__GPIO_Y_MASK                                                                            0x7FFFFFFFL\n\n#define SMU_GPIOPAD_RXEN__GPIO_RXEN__SHIFT                                                                    0x0\n#define SMU_GPIOPAD_RXEN__GPIO_RXEN_MASK                                                                      0x7FFFFFFFL\n\n#define SMU_GPIOPAD_RCVR_SEL0__GPIO_RCVR_SEL0__SHIFT                                                          0x0\n#define SMU_GPIOPAD_RCVR_SEL0__GPIO_RCVR_SEL0_MASK                                                            0x7FFFFFFFL\n\n#define SMU_GPIOPAD_RCVR_SEL1__GPIO_RCVR_SEL1__SHIFT                                                          0x0\n#define SMU_GPIOPAD_RCVR_SEL1__GPIO_RCVR_SEL1_MASK                                                            0x7FFFFFFFL\n\n#define SMU_GPIOPAD_PU_EN__GPIO_PU_EN__SHIFT                                                                  0x0\n#define SMU_GPIOPAD_PU_EN__GPIO_PU_EN_MASK                                                                    0x7FFFFFFFL\n\n#define SMU_GPIOPAD_PD_EN__GPIO_PD_EN__SHIFT                                                                  0x0\n#define SMU_GPIOPAD_PD_EN__GPIO_PD_EN_MASK                                                                    0x7FFFFFFFL\n\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0__SHIFT                                                         0x0\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1__SHIFT                                                         0x1\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2__SHIFT                                                         0x2\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3__SHIFT                                                         0x3\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4__SHIFT                                                         0x4\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5__SHIFT                                                         0x5\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6__SHIFT                                                         0x6\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7__SHIFT                                                         0x7\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8__SHIFT                                                         0x8\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9__SHIFT                                                         0x9\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10__SHIFT                                                        0xa\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11__SHIFT                                                        0xb\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12__SHIFT                                                        0xc\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13__SHIFT                                                        0xd\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14__SHIFT                                                        0xe\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15__SHIFT                                                        0xf\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16__SHIFT                                                        0x10\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17__SHIFT                                                        0x11\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18__SHIFT                                                        0x12\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19__SHIFT                                                        0x13\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20__SHIFT                                                        0x14\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21__SHIFT                                                        0x15\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22__SHIFT                                                        0x16\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23__SHIFT                                                        0x17\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24__SHIFT                                                        0x18\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25__SHIFT                                                        0x19\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26__SHIFT                                                        0x1a\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27__SHIFT                                                        0x1b\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28__SHIFT                                                        0x1c\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29__SHIFT                                                        0x1d\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30__SHIFT                                                        0x1e\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0_MASK                                                           0x00000001L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1_MASK                                                           0x00000002L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2_MASK                                                           0x00000004L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3_MASK                                                           0x00000008L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4_MASK                                                           0x00000010L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5_MASK                                                           0x00000020L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6_MASK                                                           0x00000040L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7_MASK                                                           0x00000080L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8_MASK                                                           0x00000100L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9_MASK                                                           0x00000200L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10_MASK                                                          0x00000400L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11_MASK                                                          0x00000800L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12_MASK                                                          0x00001000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13_MASK                                                          0x00002000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14_MASK                                                          0x00004000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15_MASK                                                          0x00008000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16_MASK                                                          0x00010000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17_MASK                                                          0x00020000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18_MASK                                                          0x00040000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19_MASK                                                          0x00080000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20_MASK                                                          0x00100000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21_MASK                                                          0x00200000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22_MASK                                                          0x00400000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23_MASK                                                          0x00800000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24_MASK                                                          0x01000000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25_MASK                                                          0x02000000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26_MASK                                                          0x04000000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27_MASK                                                          0x08000000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28_MASK                                                          0x10000000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29_MASK                                                          0x20000000L\n#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30_MASK                                                          0x40000000L\n\n#define DFT_PINSTRAPS__DFT_PINSTRAPS__SHIFT                                                                   0x0\n#define DFT_PINSTRAPS__DFT_PINSTRAPS_MASK                                                                     0x000000FFL\n\n#define SMU_GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN__SHIFT                                                      0x0\n#define SMU_GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN__SHIFT                                              0x1f\n#define SMU_GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK                                                        0x1FFFFFFFL\n#define SMU_GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK                                                0x80000000L\n\n#define SMU_GPIOPAD_INT_STAT__GPIO_INT_STAT__SHIFT                                                            0x0\n#define SMU_GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT__SHIFT                                                    0x1f\n#define SMU_GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK                                                              0x1FFFFFFFL\n#define SMU_GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK                                                      0x80000000L\n\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0__SHIFT                                                    0x0\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1__SHIFT                                                    0x1\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2__SHIFT                                                    0x2\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3__SHIFT                                                    0x3\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4__SHIFT                                                    0x4\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5__SHIFT                                                    0x5\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6__SHIFT                                                    0x6\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7__SHIFT                                                    0x7\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8__SHIFT                                                    0x8\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9__SHIFT                                                    0x9\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10__SHIFT                                                   0xa\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11__SHIFT                                                   0xb\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12__SHIFT                                                   0xc\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13__SHIFT                                                   0xd\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14__SHIFT                                                   0xe\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15__SHIFT                                                   0xf\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16__SHIFT                                                   0x10\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17__SHIFT                                                   0x11\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18__SHIFT                                                   0x12\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19__SHIFT                                                   0x13\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20__SHIFT                                                   0x14\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21__SHIFT                                                   0x15\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22__SHIFT                                                   0x16\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23__SHIFT                                                   0x17\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24__SHIFT                                                   0x18\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25__SHIFT                                                   0x19\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26__SHIFT                                                   0x1a\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27__SHIFT                                                   0x1b\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28__SHIFT                                                   0x1c\n#define SMU_GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK__SHIFT                                              0x1f\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK                                                      0x00000001L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK                                                      0x00000002L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK                                                      0x00000004L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK                                                      0x00000008L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK                                                      0x00000010L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK                                                      0x00000020L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK                                                      0x00000040L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK                                                      0x00000080L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK                                                      0x00000100L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK                                                      0x00000200L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK                                                     0x00000400L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK                                                     0x00000800L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK                                                     0x00001000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK                                                     0x00002000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK                                                     0x00004000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK                                                     0x00008000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK                                                     0x00010000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK                                                     0x00020000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK                                                     0x00040000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK                                                     0x00080000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK                                                     0x00100000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK                                                     0x00200000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK                                                     0x00400000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK                                                     0x00800000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK                                                     0x01000000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK                                                     0x02000000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK                                                     0x04000000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK                                                     0x08000000L\n#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK                                                     0x10000000L\n#define SMU_GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK                                                0x80000000L\n\n#define SMU_GPIOPAD_INT_EN__GPIO_INT_EN__SHIFT                                                                0x0\n#define SMU_GPIOPAD_INT_EN__SW_INITIATED_INT_EN__SHIFT                                                        0x1f\n#define SMU_GPIOPAD_INT_EN__GPIO_INT_EN_MASK                                                                  0x1FFFFFFFL\n#define SMU_GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK                                                          0x80000000L\n\n#define SMU_GPIOPAD_INT_TYPE__GPIO_INT_TYPE__SHIFT                                                            0x0\n#define SMU_GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE__SHIFT                                                    0x1f\n#define SMU_GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK                                                              0x1FFFFFFFL\n#define SMU_GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK                                                      0x80000000L\n\n#define SMU_GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY__SHIFT                                                    0x0\n#define SMU_GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY__SHIFT                                            0x1f\n#define SMU_GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY_MASK                                                      0x1FFFFFFFL\n#define SMU_GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY_MASK                                              0x80000000L\n\n#define SMUIO_PCC_GPIO_SELECT__GPIO__SHIFT                                                                    0x0\n#define SMUIO_PCC_GPIO_SELECT__GPIO_MASK                                                                      0xFFFFFFFFL\n\n#define SMU_GPIOPAD_S0__GPIO_S0__SHIFT                                                                        0x0\n#define SMU_GPIOPAD_S0__GPIO_S0_MASK                                                                          0x7FFFFFFFL\n\n#define SMU_GPIOPAD_S1__GPIO_S1__SHIFT                                                                        0x0\n#define SMU_GPIOPAD_S1__GPIO_S1_MASK                                                                          0x7FFFFFFFL\n\n#define SMU_GPIOPAD_SCHMEN__GPIO_SCHMEN__SHIFT                                                                0x0\n#define SMU_GPIOPAD_SCHMEN__GPIO_SCHMEN_MASK                                                                  0x7FFFFFFFL\n\n#define SMU_GPIOPAD_SCL_EN__GPIO_SCL_EN__SHIFT                                                                0x0\n#define SMU_GPIOPAD_SCL_EN__GPIO_SCL_EN_MASK                                                                  0x7FFFFFFFL\n\n#define SMU_GPIOPAD_SDA_EN__GPIO_SDA_EN__SHIFT                                                                0x0\n#define SMU_GPIOPAD_SDA_EN__GPIO_SDA_EN_MASK                                                                  0x7FFFFFFFL\n\n#define SMUIO_GPIO_INT0_SELECT__GPIO_INT0_SELECT__SHIFT                                                       0x0\n#define SMUIO_GPIO_INT0_SELECT__GPIO_INT0_SELECT_MASK                                                         0xFFFFFFFFL\n\n#define SMUIO_GPIO_INT1_SELECT__GPIO_INT1_SELECT__SHIFT                                                       0x0\n#define SMUIO_GPIO_INT1_SELECT__GPIO_INT1_SELECT_MASK                                                         0xFFFFFFFFL\n\n#define SMUIO_GPIO_INT2_SELECT__GPIO_INT2_SELECT__SHIFT                                                       0x0\n#define SMUIO_GPIO_INT2_SELECT__GPIO_INT2_SELECT_MASK                                                         0xFFFFFFFFL\n\n#define SMUIO_GPIO_INT3_SELECT__GPIO_INT3_SELECT__SHIFT                                                       0x0\n#define SMUIO_GPIO_INT3_SELECT__GPIO_INT3_SELECT_MASK                                                         0xFFFFFFFFL\n\n#define SMU_GPIOPAD_MP_INT0_STAT__GPIO_MP_INT0_STAT__SHIFT                                                    0x0\n#define SMU_GPIOPAD_MP_INT0_STAT__GPIO_MP_INT0_STAT_MASK                                                      0x1FFFFFFFL\n\n#define SMU_GPIOPAD_MP_INT1_STAT__GPIO_MP_INT1_STAT__SHIFT                                                    0x0\n#define SMU_GPIOPAD_MP_INT1_STAT__GPIO_MP_INT1_STAT_MASK                                                      0x1FFFFFFFL\n\n#define SMU_GPIOPAD_MP_INT2_STAT__GPIO_MP_INT2_STAT__SHIFT                                                    0x0\n#define SMU_GPIOPAD_MP_INT2_STAT__GPIO_MP_INT2_STAT_MASK                                                      0x1FFFFFFFL\n\n#define SMU_GPIOPAD_MP_INT3_STAT__GPIO_MP_INT3_STAT__SHIFT                                                    0x0\n#define SMU_GPIOPAD_MP_INT3_STAT__GPIO_MP_INT3_STAT_MASK                                                      0x1FFFFFFFL\n\n#define SMIO_INDEX__SW_SMIO_INDEX__SHIFT                                                                      0x0\n#define SMIO_INDEX__SW_SMIO_INDEX_MASK                                                                        0x00000001L\n\n#define S0_VID_SMIO_CNTL__S0_SMIO_VALUES__SHIFT                                                               0x0\n#define S0_VID_SMIO_CNTL__S0_SMIO_VALUES_MASK                                                                 0xFFFFFFFFL\n\n#define S1_VID_SMIO_CNTL__S1_SMIO_VALUES__SHIFT                                                               0x0\n#define S1_VID_SMIO_CNTL__S1_SMIO_VALUES_MASK                                                                 0xFFFFFFFFL\n\n#define OPEN_DRAIN_SELECT__OPEN_DRAIN_SELECT__SHIFT                                                           0x0\n#define OPEN_DRAIN_SELECT__RESERVED__SHIFT                                                                    0x1f\n#define OPEN_DRAIN_SELECT__OPEN_DRAIN_SELECT_MASK                                                             0x7FFFFFFFL\n#define OPEN_DRAIN_SELECT__RESERVED_MASK                                                                      0x80000000L\n\n#define SMIO_ENABLE__SMIO_ENABLE__SHIFT                                                                       0x0\n#define SMIO_ENABLE__SMIO_ENABLE_MASK                                                                         0xFFFFFFFFL\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}