#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 13 12:27:10 2025
# Process ID: 7428
# Current directory: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12176 D:\Chip_Design\SEMESTER_2\Vivado\Project_02\07_Assignment\Assignment_04.xpr
# Log file: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/vivado.log
# Journal file: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment\vivado.jou
# Running On: DESKTOP-QBCQ4N2, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 8, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/minun/Documents/vivado/07_Assignment/Assignment_04' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1', nor could it be found using path 'D:/home/minun/Documents/vivado/07_Assignment/Assignment_04/Assignment_04.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.ip_user_files', nor could it be found using path 'D:/home/minun/Documents/vivado/07_Assignment/Assignment_04/Assignment_04.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.785 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:27:57 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
open_bd_design {D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
set_property location {1 99 103} [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <D:\Chip_Design\SEMESTER_2\Vivado\Project_02\07_Assignment\Assignment_04.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:32:14 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 12:32:45 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
delete_bd_objs [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells sim_clk_gen_0]
open_bd_design {D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
create_bd_cell -type module -reference Assignment Assignment_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_port -dir I -from 4 -to 0 btn
create_bd_port -dir I -from 2 -to 0 led
set_property location {648 -155} [get_bd_ports led]
create_bd_port -dir O buzzer
delete_bd_objs [get_bd_ports led]
create_bd_port -dir O -from 2 -to 0 led
startgroup
connect_bd_net [get_bd_ports buzzer] [get_bd_pins Assignment_0/buzzer]
connect_bd_net [get_bd_ports led] [get_bd_pins Assignment_0/buzzer]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports led] [get_bd_pins Assignment_0/buzzer]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports buzzer] [get_bd_pins Assignment_0/buzzer]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_ports buzzer] [get_bd_pins Assignment_0/buzzer]
connect_bd_net [get_bd_ports led] [get_bd_pins Assignment_0/led]
connect_bd_net [get_bd_ports btn] [get_bd_pins Assignment_0/btn]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins Assignment_0/clk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins Assignment_0/rst]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <D:\Chip_Design\SEMESTER_2\Vivado\Project_02\07_Assignment\Assignment_04.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:41:31 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 12:43:37 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:44:45 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 12:45:27 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:46:26 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:47:13 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 12:47:45 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Thu Mar 13 12:49:21 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:51:33 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:52:00 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 12:52:34 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
open_bd_design {D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 13 12:59:24 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
open_bd_design {D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -jobs 6
[Thu Mar 13 13:00:25 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
make_wrapper -files [get_files D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /processing_system7_0 -filter {path == /processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
CRITICAL WARNING: [BD 41-1348] Reset pin /Assignment_0/rst (associated clock /Assignment_0/clk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
Wrote  : <D:\Chip_Design\SEMESTER_2\Vivado\Project_02\07_Assignment\Assignment_04.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/Assignment.dcp
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Assignment_0 .
Exporting to file d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Mar 13 13:03:30 2025] Launched design_1_Assignment_0_0_synth_1, design_1_processing_system7_0_1_synth_1...
Run output will be captured here:
design_1_Assignment_0_0_synth_1: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/design_1_Assignment_0_0_synth_1/runme.log
design_1_processing_system7_0_1_synth_1: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/design_1_processing_system7_0_1_synth_1/runme.log
[Thu Mar 13 13:03:30 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1749.301 ; gain = 47.082
launch_runs impl_1 -jobs 6
[Thu Mar 13 13:05:08 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 13:06:16 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
make_wrapper -files [get_files D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd] -top
export_ip_user_files -of_objects  [get_files d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/utils_1/imports/synth_1/Assignment.dcp with file D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Mar 13 13:13:59 2025] Launched synth_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 13 13:14:55 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 13 13:22:33 2025] Launched impl_1...
Run output will be captured here: D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-02:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1761.469 ; gain = 9.219
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3897.680 ; gain = 2136.211
set_property PROGRAM.FILE {D:/Chip_Design/SEMESTER_2/Vivado/Project_02/07_Assignment/Assignment_04.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: localhost:3121
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 21:16:32 2025...
