{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648601014829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648601014829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 20:43:34 2022 " "Processing started: Tue Mar 29 20:43:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648601014829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648601014829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648601014829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648601015243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648601015243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022191 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(98) " "Verilog HDL warning at ALU.v(98): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648601022194 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(99) " "Verilog HDL warning at ALU.v(99): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648601022194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(15) " "Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1648601022194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022201 ""} { "Info" "ISGN_ENTITY_NAME" "2 Chip " "Found entity 2: Chip" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCompare.v(3) " "Verilog HDL information at BCompare.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "BCompare.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/BCompare.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1648601022210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcompare.v 1 1 " "Found 1 design units, including 1 entities, in source file bcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCompare " "Found entity 1: BCompare" {  } { { "BCompare.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/BCompare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648601022211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648601022211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1648601022234 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(20) " "Verilog HDL Case Statement warning at ControlUnit.v(20): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(42) " "Verilog HDL Case Statement warning at ControlUnit.v(42): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(126) " "Verilog HDL Case Statement warning at ControlUnit.v(126): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(8) " "Verilog HDL Case Statement warning at ControlUnit.v(8): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWEn ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSel ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"ImmSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrUn ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"BrUn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSelect ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"PCSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSel ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"BSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASel ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"ASel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOP ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"ALUOP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRW ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"MemRW\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WBSel ControlUnit.v(8) " "Verilog HDL Always Construct warning at ControlUnit.v(8): inferring latch(es) for variable \"WBSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBSel ControlUnit.v(8) " "Inferred latch for \"WBSel\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRW ControlUnit.v(8) " "Inferred latch for \"MemRW\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] ControlUnit.v(8) " "Inferred latch for \"ALUOP\[0\]\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] ControlUnit.v(8) " "Inferred latch for \"ALUOP\[1\]\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[2\] ControlUnit.v(8) " "Inferred latch for \"ALUOP\[2\]\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[3\] ControlUnit.v(8) " "Inferred latch for \"ALUOP\[3\]\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASel ControlUnit.v(8) " "Inferred latch for \"ASel\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSel ControlUnit.v(8) " "Inferred latch for \"BSel\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSelect ControlUnit.v(8) " "Inferred latch for \"PCSelect\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrUn ControlUnit.v(8) " "Inferred latch for \"BrUn\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSel ControlUnit.v(8) " "Inferred latch for \"ImmSel\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWEn ControlUnit.v(8) " "Inferred latch for \"RegWEn\" at ControlUnit.v(8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1648601022235 "|ControlUnit"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1648601022282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648601022288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 20:43:42 2022 " "Processing ended: Tue Mar 29 20:43:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648601022288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648601022288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648601022288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648601022288 ""}
