// Seed: 2014015703
`timescale 1ps / 1ps
module module_0 (
    output id_0
);
  assign id_0 = id_1 - id_1;
  logic id_2;
  logic id_3 = id_2;
endmodule
module module_1;
  logic id_1 = 1 !== id_1;
  logic id_2, id_3;
  logic id_4, id_5 = 1 == id_3, id_6;
endmodule
`timescale 1ps / 1 ps
