# 100DaysofRTL
Hello Everyone !

Welcome to My 100daysofrtl

I am Karry Bharathi,I mostly use Modelsim Software for Simulating the designs and for Synthesis I use Intel Quartus Prime Software.

Below are the list of my everyday challenge

Day 1 : Clock Divider

Day 2 : Up-Down Counter

Day 3 : Binary to one Hot Encoder

Day 4 : 4-Bit Carry Look Ahead Adder

Day 5 : 4-Bit Comparator

Day 6 : Universal Shift Register

Day 7 : Magnitude Comparator using minimum number of Decoders

Day 8 : Parity Generator

Day 9 : SR Flip Flop

Day 10 : T Flip Flop

Day 11 : JK Flip Flop

Day 12 : Binary to BCD Converter

Day 13 : Binary to Gray code converter

Day 14 : Minority Detector

Day 15 : Serial In Serial Out Shift Register

Day 16 : Serial In Parallel Out Shift Shift Register

Day 17 : Parallel In Parallel Out Shift Register

Day 18 : Carry Save Adder

Day 19 : Seven Segment Display

Day 20 : Parallel In Serial Out Register

Day 21 : Ripple Counter

Day 22 : 5 Input Majority Counter

Day 23 : 8-Bit Binary Division

Day 24 : 4-Bit Sequential Multiplier

Day 25 : Array Multiplier

Day 26 : D_latch using Mux

Day 27 : Decoder using Mux

Day 28 : Comparator using Mux

Day 29 : 100-Bit Binary Adder

Day 30 : Dual Edge Triggered Flip Flop

Day 31 : Decoder using Demux

Day 32 : Seven Segment Display to display even numbers

Day 33 : Factorial of a given number

Day 34 : Sequence Detector Moore FSM

Day 35 : Multiplexer using Transmission Gate 
'
Day 36 : Priority Encoder

Day 37 : Decoder using Demux

Day 38 : Psuedo Random Bit Sequence Generator 

Day 39 : Edge Detector

Day 40 : 8-Bit ALU

Day 41 : Gray code to Binary Converter

Day 42 : Detecting 4-Bit binary number primary or not

Day 43 : 8-Bit Barrel Shifter

Day 44 : Change No change Flip Flop

Day 45 : Gray Counter

Day 46 : Synchronous FIFO

Day 47 : GCD using Behavioural Modeling

Day 48 : Frequency Divider by Odd Number

Day 49 : Dual Port RAM

Day 50 : Single Port RAM

 
                                                            SYSTEM VERILOG 

Day 51 : TB to print THANK YOU https://www.edaplayground.com/x/J5xK

Day 52 : TB to verify logic data type in SV https://www.edaplayground.com/x/u7KB

Day 53 : TB to verify Strings in Systemverilog https://www.edaplayground.com/x/mjRy

Day 54 : TB to verify Associative array in systemverilog https://www.edaplayground.com/x/LGJ3

Day 55 : TB to verify functions in SV https://www.edaplayground.com/x/iXRw

Day 56 : TB to verify Tasks in Systemverilog https://www.edaplayground.com/x/MRpG

Day 57 : TB to verify Interface in system verilog https://www.edaplayground.com/x/vWzR

Day 58 : TB Object Assignment and Shallow copy method https://www.edaplayground.com/x/swsT

Day 59 : TB to verify Deep Copy method in SV https://www.edaplayground.com/x/bu6U

Day 60 : TB to verify Inheritance in system verilog https://www.edaplayground.com/x/Sccf

Day 61 : TB to verify Polymorphism in system verilog https://www.edaplayground.com/x/ncMa

Day 62 : TB to verify Static Function and Function Static methods in SV https://www.edaplayground.com/x/98RK

Day 63 : TB to verify Parameterized Class in system verilog https://www.edaplayground.com/x/cEq3

Day 64 : TB Interface to verify Clocking Block in system verilog https://www.edaplayground.com/x/LSa_

Day 65 : TB to verify Randomization in system verilog https://www.edaplayground.com/x/crHx

Day 66 : TB to verify fork_join none in system verilog https://www.edaplayground.com/x/9bXw

Day 67 : TB to verify fork_join method in system verilog https://www.edaplayground.com/x/p_Gh

Day 68 : TB to verify fork_join_any in system verliog https://www.edaplayground.com/x/mnfB

Day 69 : TB to verify Events in system verilog https://www.edaplayground.com/x/MU7S

Day 70 : TB to verify Mailbox in system verilog https://www.edaplayground.com/x/Zc4N

Day 71 : TB to verify Semaphore in system verilog https://www.edaplayground.com/x/m2QY

Day 72 : TB to verify wait_fork in system verilog https://www.edaplayground.com/x/M_zY

Day 73 : TB to verify Automatic Variables in system verilog https://www.edaplayground.com/x/nUY9

Day 74 : TB to verify D Flipflop using system verilog https://www.edaplayground.com/x/UD4E

Day 75 : TB to verify T flipflop using system verilog https://www.edaplayground.com/x/k79y

Day 76 : TB to verify Full Adder using system verilog https://www.edaplayground.com/x/DKky

Day 77 : TB to verify 8:1 Multiplexer using system verilog https://www.edaplayground.com/x/MVpt

Day 78 : TB to verify 1:8 Demultiplexer using system verilog https://www.edaplayground.com/x/Nvxu

Day 79 : TB to verify 4:2 Priority Encoder using system verilog https://www.edaplayground.com/x/9rdz

Day 80 : TB to verify 4:16 Decoder using system verilog https://www.edaplayground.com/x/6u_h

Day 81 : TB Constraint to generate numbers inside a given range https://www.edaplayground.com/x/it6z

Day 82 : TB Constraint to generate numbers not inside the given range https://www.edaplayground.com/x/VS2K

Day 83 : TB Constraint to generate even numbers in odd locations and odd numbers in even locations in an Array https://www.edaplayground.com/x/96H4

Day 84 : TB Constraint to generate a number that is not in the previous 3 occurrences https://www.edaplayground.com/x/hpmP

Day 85 : TB Constraint to generate number in an array in Ascending order https://www.edaplayground.com/x/APnR






                                                               







