{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 16:50:00 2019 " "Info: Processing started: Thu Oct 17 16:50:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst17\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regDST:inst15\|regDSTOut\[1\] register Banco_reg:inst6\|Reg6\[17\] 67.33 MHz 14.852 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.33 MHz between source register \"regDST:inst15\|regDSTOut\[1\]\" and destination register \"Banco_reg:inst6\|Reg6\[17\]\" (period= 14.852 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.158 ns + Longest register register " "Info: + Longest register to register delay is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDST:inst15\|regDSTOut\[1\] 1 REG LCCOMB_X28_Y30_N4 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y30_N4; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.272 ns) 1.091 ns Banco_reg:inst6\|Mux64~16 2 COMB LCCOMB_X33_Y30_N2 32 " "Info: 2: + IC(0.819 ns) + CELL(0.272 ns) = 1.091 ns; Loc. = LCCOMB_X33_Y30_N2; Fanout = 32; COMB Node = 'Banco_reg:inst6\|Mux64~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { regDST:inst15|regDSTOut[1] Banco_reg:inst6|Mux64~16 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.746 ns) 3.158 ns Banco_reg:inst6\|Reg6\[17\] 3 REG LCFF_X38_Y33_N31 2 " "Info: 3: + IC(1.321 ns) + CELL(0.746 ns) = 3.158 ns; Loc. = LCFF_X38_Y33_N31; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg6\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.067 ns" { Banco_reg:inst6|Mux64~16 Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 32.24 % ) " "Info: Total cell delay = 1.018 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 67.76 % ) " "Info: Total interconnect delay = 2.140 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { regDST:inst15|regDSTOut[1] Banco_reg:inst6|Mux64~16 Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { regDST:inst15|regDSTOut[1] {} Banco_reg:inst6|Mux64~16 {} Banco_reg:inst6|Reg6[17] {} } { 0.000ns 0.819ns 1.321ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.178 ns - Smallest " "Info: - Smallest clock skew is -4.178 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.936 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1433 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.618 ns) 2.936 ns Banco_reg:inst6\|Reg6\[17\] 3 REG LCFF_X38_Y33_N31 2 " "Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 2.936 ns; Loc. = LCFF_X38_Y33_N31; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg6\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.729 ns" { clk~clkctrl Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.48 % ) " "Info: Total cell delay = 1.482 ns ( 50.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.454 ns ( 49.52 % ) " "Info: Total interconnect delay = 1.454 ns ( 49.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.936 ns" { clk clk~clkctrl Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.936 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg6[17] {} } { 0.000ns 0.000ns 0.343ns 1.111ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.114 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.712 ns) 3.049 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X25_Y26_N3 40 " "Info: 2: + IC(1.473 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X25_Y26_N3; Fanout = 40; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.225 ns) 4.057 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X28_Y30_N20 1 " "Info: 3: + IC(0.783 ns) + CELL(0.225 ns) = 4.057 ns; Loc. = LCCOMB_X28_Y30_N20; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.008 ns" { unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.000 ns) 5.691 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(1.634 ns) + CELL(0.000 ns) = 5.691 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.634 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.053 ns) 7.114 ns regDST:inst15\|regDSTOut\[1\] 5 REG LCCOMB_X28_Y30_N4 33 " "Info: 5: + IC(1.370 ns) + CELL(0.053 ns) = 7.114 ns; Loc. = LCCOMB_X28_Y30_N4; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.423 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 26.06 % ) " "Info: Total cell delay = 1.854 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.260 ns ( 73.94 % ) " "Info: Total interconnect delay = 5.260 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.114 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.114 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.000ns 1.473ns 0.783ns 1.634ns 1.370ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.936 ns" { clk clk~clkctrl Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.936 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg6[17] {} } { 0.000ns 0.000ns 0.343ns 1.111ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.114 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.114 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.000ns 1.473ns 0.783ns 1.634ns 1.370ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "Banco_reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { regDST:inst15|regDSTOut[1] Banco_reg:inst6|Mux64~16 Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { regDST:inst15|regDSTOut[1] {} Banco_reg:inst6|Mux64~16 {} Banco_reg:inst6|Reg6[17] {} } { 0.000ns 0.819ns 1.321ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.936 ns" { clk clk~clkctrl Banco_reg:inst6|Reg6[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.936 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg6[17] {} } { 0.000ns 0.000ns 0.343ns 1.111ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.114 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.114 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[1] {} } { 0.000ns 0.000ns 1.473ns 0.783ns 1.634ns 1.370ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instr_Reg:inst4\|Instr25_21\[0\] regDST:inst15\|regDSTOut\[0\] clk 3.207 ns " "Info: Found hold time violation between source  pin or register \"Instr_Reg:inst4\|Instr25_21\[0\]\" and destination pin or register \"regDST:inst15\|regDSTOut\[0\]\" for clock \"clk\" (Hold time is 3.207 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.174 ns + Largest " "Info: + Largest clock skew is 4.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.712 ns) 3.049 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X25_Y26_N3 40 " "Info: 2: + IC(1.473 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X25_Y26_N3; Fanout = 40; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.225 ns) 4.057 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X28_Y30_N20 1 " "Info: 3: + IC(0.783 ns) + CELL(0.225 ns) = 4.057 ns; Loc. = LCCOMB_X28_Y30_N20; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.008 ns" { unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.000 ns) 5.691 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(1.634 ns) + CELL(0.000 ns) = 5.691 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.634 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.053 ns) 7.116 ns regDST:inst15\|regDSTOut\[0\] 5 REG LCCOMB_X28_Y30_N26 33 " "Info: 5: + IC(1.372 ns) + CELL(0.053 ns) = 7.116 ns; Loc. = LCCOMB_X28_Y30_N26; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.425 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 26.05 % ) " "Info: Total cell delay = 1.854 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.262 ns ( 73.95 % ) " "Info: Total interconnect delay = 5.262 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.116 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.116 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.473ns 0.783ns 1.634ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.942 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1433 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.618 ns) 2.942 ns Instr_Reg:inst4\|Instr25_21\[0\] 3 REG LCFF_X28_Y30_N17 36 " "Info: 3: + IC(1.117 ns) + CELL(0.618 ns) = 2.942 ns; Loc. = LCFF_X28_Y30_N17; Fanout = 36; REG Node = 'Instr_Reg:inst4\|Instr25_21\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.37 % ) " "Info: Total cell delay = 1.482 ns ( 50.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 49.63 % ) " "Info: Total interconnect delay = 1.460 ns ( 49.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 1.117ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.116 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.116 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.473ns 0.783ns 1.634ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 1.117ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.873 ns - Shortest register register " "Info: - Shortest register to register delay is 0.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst4\|Instr25_21\[0\] 1 REG LCFF_X28_Y30_N17 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y30_N17; Fanout = 36; REG Node = 'Instr_Reg:inst4\|Instr25_21\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns regDST:inst15\|Mux0~0 2 COMB LCCOMB_X28_Y30_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X28_Y30_N16; Fanout = 1; COMB Node = 'regDST:inst15\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.366 ns) 0.873 ns regDST:inst15\|regDSTOut\[0\] 3 REG LCCOMB_X28_Y30_N26 33 " "Info: 3: + IC(0.266 ns) + CELL(0.366 ns) = 0.873 ns; Loc. = LCCOMB_X28_Y30_N26; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.632 ns" { regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 69.53 % ) " "Info: Total cell delay = 0.607 ns ( 69.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.266 ns ( 30.47 % ) " "Info: Total interconnect delay = 0.266 ns ( 30.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.873 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.873 ns" { Instr_Reg:inst4|Instr25_21[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 0.266ns } { 0.000ns 0.241ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } } { "regDST.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.116 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.116 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.473ns 0.783ns 1.634ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 1.117ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.873 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.873 ns" { Instr_Reg:inst4|Instr25_21[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 0.266ns } { 0.000ns 0.241ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst17\|functOut\[5\] reset clk 4.746 ns register " "Info: tsu for register \"unidadeControle:inst17\|functOut\[5\]\" (data pin = \"reset\", clock pin = \"clk\") is 4.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.591 ns + Longest pin register " "Info: + Longest pin to register delay is 7.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 47 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 47; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.461 ns) + CELL(0.357 ns) 5.682 ns unidadeControle:inst17\|functOut\[5\]~0 2 COMB LCCOMB_X24_Y26_N24 6 " "Info: 2: + IC(4.461 ns) + CELL(0.357 ns) = 5.682 ns; Loc. = LCCOMB_X24_Y26_N24; Fanout = 6; COMB Node = 'unidadeControle:inst17\|functOut\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.818 ns" { reset unidadeControle:inst17|functOut[5]~0 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.357 ns) 7.436 ns unidadeControle:inst17\|functOut\[5\]~1 3 COMB LCCOMB_X21_Y34_N20 1 " "Info: 3: + IC(1.397 ns) + CELL(0.357 ns) = 7.436 ns; Loc. = LCCOMB_X21_Y34_N20; Fanout = 1; COMB Node = 'unidadeControle:inst17\|functOut\[5\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.754 ns" { unidadeControle:inst17|functOut[5]~0 unidadeControle:inst17|functOut[5]~1 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.591 ns unidadeControle:inst17\|functOut\[5\] 4 REG LCFF_X21_Y34_N21 8 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.591 ns; Loc. = LCFF_X21_Y34_N21; Fanout = 8; REG Node = 'unidadeControle:inst17\|functOut\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { unidadeControle:inst17|functOut[5]~1 unidadeControle:inst17|functOut[5] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 22.83 % ) " "Info: Total cell delay = 1.733 ns ( 22.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.858 ns ( 77.17 % ) " "Info: Total interconnect delay = 5.858 ns ( 77.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.591 ns" { reset unidadeControle:inst17|functOut[5]~0 unidadeControle:inst17|functOut[5]~1 unidadeControle:inst17|functOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.591 ns" { reset {} reset~combout {} unidadeControle:inst17|functOut[5]~0 {} unidadeControle:inst17|functOut[5]~1 {} unidadeControle:inst17|functOut[5] {} } { 0.000ns 0.000ns 4.461ns 1.397ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.935 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1433 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.618 ns) 2.935 ns unidadeControle:inst17\|functOut\[5\] 3 REG LCFF_X21_Y34_N21 8 " "Info: 3: + IC(1.110 ns) + CELL(0.618 ns) = 2.935 ns; Loc. = LCFF_X21_Y34_N21; Fanout = 8; REG Node = 'unidadeControle:inst17\|functOut\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.728 ns" { clk~clkctrl unidadeControle:inst17|functOut[5] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.49 % ) " "Info: Total cell delay = 1.482 ns ( 50.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 49.51 % ) " "Info: Total interconnect delay = 1.453 ns ( 49.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { clk clk~clkctrl unidadeControle:inst17|functOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.935 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|functOut[5] {} } { 0.000ns 0.000ns 0.343ns 1.110ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.591 ns" { reset unidadeControle:inst17|functOut[5]~0 unidadeControle:inst17|functOut[5]~1 unidadeControle:inst17|functOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.591 ns" { reset {} reset~combout {} unidadeControle:inst17|functOut[5]~0 {} unidadeControle:inst17|functOut[5]~1 {} unidadeControle:inst17|functOut[5] {} } { 0.000ns 0.000ns 4.461ns 1.397ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.357ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { clk clk~clkctrl unidadeControle:inst17|functOut[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.935 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|functOut[5] {} } { 0.000ns 0.000ns 0.343ns 1.110ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pcWriteSource\[28\] unidadeControle:inst17\|alucontrol\[0\] 18.627 ns register " "Info: tco from clock \"clk\" to destination pin \"pcWriteSource\[28\]\" through register \"unidadeControle:inst17\|alucontrol\[0\]\" is 18.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.955 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1433 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.618 ns) 2.955 ns unidadeControle:inst17\|alucontrol\[0\] 3 REG LCFF_X27_Y26_N21 77 " "Info: 3: + IC(1.130 ns) + CELL(0.618 ns) = 2.955 ns; Loc. = LCFF_X27_Y26_N21; Fanout = 77; REG Node = 'unidadeControle:inst17\|alucontrol\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.748 ns" { clk~clkctrl unidadeControle:inst17|alucontrol[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.15 % ) " "Info: Total cell delay = 1.482 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.473 ns ( 49.85 % ) " "Info: Total interconnect delay = 1.473 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.955 ns" { clk clk~clkctrl unidadeControle:inst17|alucontrol[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.955 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|alucontrol[0] {} } { 0.000ns 0.000ns 0.343ns 1.130ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.578 ns + Longest register pin " "Info: + Longest register to pin delay is 15.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:inst17\|alucontrol\[0\] 1 REG LCFF_X27_Y26_N21 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y26_N21; Fanout = 77; REG Node = 'unidadeControle:inst17\|alucontrol\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidadeControle:inst17|alucontrol[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.225 ns) 1.559 ns Ula32:inst3\|Mux63~0 2 COMB LCCOMB_X40_Y27_N22 38 " "Info: 2: + IC(1.334 ns) + CELL(0.225 ns) = 1.559 ns; Loc. = LCCOMB_X40_Y27_N22; Fanout = 38; COMB Node = 'Ula32:inst3\|Mux63~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { unidadeControle:inst17|alucontrol[0] Ula32:inst3|Mux63~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.053 ns) 2.669 ns Ula32:inst3\|Mux59~0 3 COMB LCCOMB_X27_Y27_N0 3 " "Info: 3: + IC(1.057 ns) + CELL(0.053 ns) = 2.669 ns; Loc. = LCCOMB_X27_Y27_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux59~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { Ula32:inst3|Mux63~0 Ula32:inst3|Mux59~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.053 ns) 3.861 ns Ula32:inst3\|carry_temp\[4\]~5 4 COMB LCCOMB_X40_Y27_N10 3 " "Info: 4: + IC(1.139 ns) + CELL(0.053 ns) = 3.861 ns; Loc. = LCCOMB_X40_Y27_N10; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.192 ns" { Ula32:inst3|Mux59~0 Ula32:inst3|carry_temp[4]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.154 ns) 4.607 ns Ula32:inst3\|carry_temp\[5\]~6 5 COMB LCCOMB_X41_Y28_N4 2 " "Info: 5: + IC(0.592 ns) + CELL(0.154 ns) = 4.607 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.746 ns" { Ula32:inst3|carry_temp[4]~5 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.868 ns Ula32:inst3\|carry_temp\[7\]~7 6 COMB LCCOMB_X41_Y28_N10 4 " "Info: 6: + IC(0.208 ns) + CELL(0.053 ns) = 4.868 ns; Loc. = LCCOMB_X41_Y28_N10; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.134 ns Ula32:inst3\|carry_temp\[9\]~35 7 COMB LCCOMB_X41_Y28_N16 4 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 5.134 ns; Loc. = LCCOMB_X41_Y28_N16; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.403 ns Ula32:inst3\|carry_temp\[11\]~8 8 COMB LCCOMB_X41_Y28_N30 5 " "Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 5.403 ns; Loc. = LCCOMB_X41_Y28_N30; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst3|carry_temp[9]~35 Ula32:inst3|carry_temp[11]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 5.683 ns Ula32:inst3\|carry_temp\[13\]~9 9 COMB LCCOMB_X41_Y28_N0 3 " "Info: 9: + IC(0.227 ns) + CELL(0.053 ns) = 5.683 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[11]~8 Ula32:inst3|carry_temp[13]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 5.965 ns Ula32:inst3\|carry_temp\[15\]~10 10 COMB LCCOMB_X41_Y28_N20 2 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 5.965 ns; Loc. = LCCOMB_X41_Y28_N20; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:inst3|carry_temp[13]~9 Ula32:inst3|carry_temp[15]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 6.234 ns Ula32:inst3\|carry_temp\[17\]~11 11 COMB LCCOMB_X41_Y28_N26 4 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 6.234 ns; Loc. = LCCOMB_X41_Y28_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst3|carry_temp[15]~10 Ula32:inst3|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 6.515 ns Ula32:inst3\|carry_temp\[19\]~12 12 COMB LCCOMB_X41_Y28_N14 4 " "Info: 12: + IC(0.228 ns) + CELL(0.053 ns) = 6.515 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:inst3|carry_temp[17]~11 Ula32:inst3|carry_temp[19]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.053 ns) 7.142 ns Ula32:inst3\|carry_temp\[21\]~13 13 COMB LCCOMB_X40_Y30_N0 4 " "Info: 13: + IC(0.574 ns) + CELL(0.053 ns) = 7.142 ns; Loc. = LCCOMB_X40_Y30_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.627 ns" { Ula32:inst3|carry_temp[19]~12 Ula32:inst3|carry_temp[21]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 7.425 ns Ula32:inst3\|carry_temp\[23\]~14 14 COMB LCCOMB_X40_Y30_N22 4 " "Info: 14: + IC(0.230 ns) + CELL(0.053 ns) = 7.425 ns; Loc. = LCCOMB_X40_Y30_N22; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.283 ns" { Ula32:inst3|carry_temp[21]~13 Ula32:inst3|carry_temp[23]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.346 ns) 8.030 ns Ula32:inst3\|carry_temp\[25\]~15 15 COMB LCCOMB_X40_Y30_N26 4 " "Info: 15: + IC(0.259 ns) + CELL(0.346 ns) = 8.030 ns; Loc. = LCCOMB_X40_Y30_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.605 ns" { Ula32:inst3|carry_temp[23]~14 Ula32:inst3|carry_temp[25]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 8.303 ns Ula32:inst3\|carry_temp\[27\]~16 16 COMB LCCOMB_X40_Y30_N14 4 " "Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 8.303 ns; Loc. = LCCOMB_X40_Y30_N14; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:inst3|carry_temp[25]~15 Ula32:inst3|carry_temp[27]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 9.077 ns Ula32:inst3\|Mux3~0 17 COMB LCCOMB_X42_Y30_N8 3 " "Info: 17: + IC(0.502 ns) + CELL(0.272 ns) = 9.077 ns; Loc. = LCCOMB_X42_Y30_N8; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:inst3|carry_temp[27]~16 Ula32:inst3|Mux3~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.366 ns) 9.718 ns pcSource:inst16\|Mux3~0 18 COMB LCCOMB_X42_Y30_N24 2 " "Info: 18: + IC(0.275 ns) + CELL(0.366 ns) = 9.718 ns; Loc. = LCCOMB_X42_Y30_N24; Fanout = 2; COMB Node = 'pcSource:inst16\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { Ula32:inst3|Mux3~0 pcSource:inst16|Mux3~0 } "NODE_NAME" } } { "pcSource.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/pcSource.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.878 ns) + CELL(1.982 ns) 15.578 ns pcWriteSource\[28\] 19 PIN PIN_AK22 0 " "Info: 19: + IC(3.878 ns) + CELL(1.982 ns) = 15.578 ns; Loc. = PIN_AK22; Fanout = 0; PIN Node = 'pcWriteSource\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.860 ns" { pcSource:inst16|Mux3~0 pcWriteSource[28] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -264 3904 4080 -248 "pcWriteSource\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.981 ns ( 25.56 % ) " "Info: Total cell delay = 3.981 ns ( 25.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.597 ns ( 74.44 % ) " "Info: Total interconnect delay = 11.597 ns ( 74.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "15.578 ns" { unidadeControle:inst17|alucontrol[0] Ula32:inst3|Mux63~0 Ula32:inst3|Mux59~0 Ula32:inst3|carry_temp[4]~5 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~35 Ula32:inst3|carry_temp[11]~8 Ula32:inst3|carry_temp[13]~9 Ula32:inst3|carry_temp[15]~10 Ula32:inst3|carry_temp[17]~11 Ula32:inst3|carry_temp[19]~12 Ula32:inst3|carry_temp[21]~13 Ula32:inst3|carry_temp[23]~14 Ula32:inst3|carry_temp[25]~15 Ula32:inst3|carry_temp[27]~16 Ula32:inst3|Mux3~0 pcSource:inst16|Mux3~0 pcWriteSource[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "15.578 ns" { unidadeControle:inst17|alucontrol[0] {} Ula32:inst3|Mux63~0 {} Ula32:inst3|Mux59~0 {} Ula32:inst3|carry_temp[4]~5 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~35 {} Ula32:inst3|carry_temp[11]~8 {} Ula32:inst3|carry_temp[13]~9 {} Ula32:inst3|carry_temp[15]~10 {} Ula32:inst3|carry_temp[17]~11 {} Ula32:inst3|carry_temp[19]~12 {} Ula32:inst3|carry_temp[21]~13 {} Ula32:inst3|carry_temp[23]~14 {} Ula32:inst3|carry_temp[25]~15 {} Ula32:inst3|carry_temp[27]~16 {} Ula32:inst3|Mux3~0 {} pcSource:inst16|Mux3~0 {} pcWriteSource[28] {} } { 0.000ns 1.334ns 1.057ns 1.139ns 0.592ns 0.208ns 0.213ns 0.216ns 0.227ns 0.229ns 0.216ns 0.228ns 0.574ns 0.230ns 0.259ns 0.220ns 0.502ns 0.275ns 3.878ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.272ns 0.366ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.955 ns" { clk clk~clkctrl unidadeControle:inst17|alucontrol[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.955 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|alucontrol[0] {} } { 0.000ns 0.000ns 0.343ns 1.130ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "15.578 ns" { unidadeControle:inst17|alucontrol[0] Ula32:inst3|Mux63~0 Ula32:inst3|Mux59~0 Ula32:inst3|carry_temp[4]~5 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~35 Ula32:inst3|carry_temp[11]~8 Ula32:inst3|carry_temp[13]~9 Ula32:inst3|carry_temp[15]~10 Ula32:inst3|carry_temp[17]~11 Ula32:inst3|carry_temp[19]~12 Ula32:inst3|carry_temp[21]~13 Ula32:inst3|carry_temp[23]~14 Ula32:inst3|carry_temp[25]~15 Ula32:inst3|carry_temp[27]~16 Ula32:inst3|Mux3~0 pcSource:inst16|Mux3~0 pcWriteSource[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "15.578 ns" { unidadeControle:inst17|alucontrol[0] {} Ula32:inst3|Mux63~0 {} Ula32:inst3|Mux59~0 {} Ula32:inst3|carry_temp[4]~5 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~35 {} Ula32:inst3|carry_temp[11]~8 {} Ula32:inst3|carry_temp[13]~9 {} Ula32:inst3|carry_temp[15]~10 {} Ula32:inst3|carry_temp[17]~11 {} Ula32:inst3|carry_temp[19]~12 {} Ula32:inst3|carry_temp[21]~13 {} Ula32:inst3|carry_temp[23]~14 {} Ula32:inst3|carry_temp[25]~15 {} Ula32:inst3|carry_temp[27]~16 {} Ula32:inst3|Mux3~0 {} pcSource:inst16|Mux3~0 {} pcWriteSource[28] {} } { 0.000ns 1.334ns 1.057ns 1.139ns 0.592ns 0.208ns 0.213ns 0.216ns 0.227ns 0.229ns 0.216ns 0.228ns 0.574ns 0.230ns 0.259ns 0.220ns 0.502ns 0.275ns 3.878ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.272ns 0.366ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset resetD2 6.747 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"resetD2\" is 6.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 47 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 47; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(2.114 ns) 6.747 ns resetD2 2 PIN PIN_T23 0 " "Info: 2: + IC(3.769 ns) + CELL(2.114 ns) = 6.747 ns; Loc. = PIN_T23; Fanout = 0; PIN Node = 'resetD2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.883 ns" { reset resetD2 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 304 1760 1936 320 "resetD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.978 ns ( 44.14 % ) " "Info: Total cell delay = 2.978 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.769 ns ( 55.86 % ) " "Info: Total interconnect delay = 3.769 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.747 ns" { reset resetD2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.747 ns" { reset {} reset~combout {} resetD2 {} } { 0.000ns 0.000ns 3.769ns } { 0.000ns 0.864ns 2.114ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst17\|state.jal3 reset clk -2.154 ns register " "Info: th for register \"unidadeControle:inst17\|state.jal3\" (data pin = \"reset\", clock pin = \"clk\") is -2.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.944 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1433 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.618 ns) 2.944 ns unidadeControle:inst17\|state.jal3 3 REG LCFF_X21_Y26_N21 6 " "Info: 3: + IC(1.119 ns) + CELL(0.618 ns) = 2.944 ns; Loc. = LCFF_X21_Y26_N21; Fanout = 6; REG Node = 'unidadeControle:inst17\|state.jal3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.737 ns" { clk~clkctrl unidadeControle:inst17|state.jal3 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.34 % ) " "Info: Total cell delay = 1.482 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.66 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl unidadeControle:inst17|state.jal3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|state.jal3 {} } { 0.000ns 0.000ns 0.343ns 1.119ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.247 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 47 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 47; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.175 ns) + CELL(0.053 ns) 5.092 ns unidadeControle:inst17\|state~70 2 COMB LCCOMB_X21_Y26_N20 1 " "Info: 2: + IC(4.175 ns) + CELL(0.053 ns) = 5.092 ns; Loc. = LCCOMB_X21_Y26_N20; Fanout = 1; COMB Node = 'unidadeControle:inst17\|state~70'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.228 ns" { reset unidadeControle:inst17|state~70 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.247 ns unidadeControle:inst17\|state.jal3 3 REG LCFF_X21_Y26_N21 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.247 ns; Loc. = LCFF_X21_Y26_N21; Fanout = 6; REG Node = 'unidadeControle:inst17\|state.jal3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { unidadeControle:inst17|state~70 unidadeControle:inst17|state.jal3 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 20.43 % ) " "Info: Total cell delay = 1.072 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.175 ns ( 79.57 % ) " "Info: Total interconnect delay = 4.175 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.247 ns" { reset unidadeControle:inst17|state~70 unidadeControle:inst17|state.jal3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.247 ns" { reset {} reset~combout {} unidadeControle:inst17|state~70 {} unidadeControle:inst17|state.jal3 {} } { 0.000ns 0.000ns 4.175ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl unidadeControle:inst17|state.jal3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|state.jal3 {} } { 0.000ns 0.000ns 0.343ns 1.119ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.247 ns" { reset unidadeControle:inst17|state~70 unidadeControle:inst17|state.jal3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.247 ns" { reset {} reset~combout {} unidadeControle:inst17|state~70 {} unidadeControle:inst17|state.jal3 {} } { 0.000ns 0.000ns 4.175ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4405 " "Info: Peak virtual memory: 4405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 16:50:02 2019 " "Info: Processing ended: Thu Oct 17 16:50:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
