{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530033466848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530033466849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 14:17:46 2018 " "Processing started: Tue Jun 26 14:17:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530033466849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033466849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033466849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530033467062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530033467062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530033474123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033474123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFactory.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFactory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFactory " "Found entity 1: registerFactory" {  } { { "registerFactory.sv" "" { Text "/home/assert/processor/registerFactory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530033474123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033474123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFactoryWithTriState.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFactoryWithTriState.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFactoryWithTriState " "Found entity 1: registerFactoryWithTriState" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530033474124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033474124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "/home/assert/processor/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530033474124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033474124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done processor.sv(14) " "Verilog HDL Implicit Net warning at processor.sv(14): created implicit net for \"done\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530033474124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530033474159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emableWriteInBus processor.sv(18) " "Verilog HDL or VHDL warning at processor.sv(18): object \"emableWriteInBus\" assigned a value but never read" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530033474160 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Done processor.sv(1) " "Output port \"Done\" at processor.sv(1) has no driver" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1530033474161 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit_h " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit_h\"" {  } { { "processor.sv" "controlUnit_h" { Text "/home/assert/processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530033474166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFactoryWithTriState registerFactoryWithTriState:ulaResultRegister " "Elaborating entity \"registerFactoryWithTriState\" for hierarchy \"registerFactoryWithTriState:ulaResultRegister\"" {  } { { "processor.sv" "ulaResultRegister" { Text "/home/assert/processor/processor.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530033474171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFactory registerFactory:registerOfValueA " "Elaborating entity \"registerFactory\" for hierarchy \"registerFactory:registerOfValueA\"" {  } { { "processor.sv" "registerOfValueA" { Text "/home/assert/processor/processor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530033474171 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_8_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_8_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_7_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_7_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_6_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_6_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_5_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_5_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_4_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_4_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_3_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_2_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_1_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.work.mux8To1.outMux_0_ " "bidirectional pin \"global.bp.work.work.mux8To1.outMux_0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1530033474440 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1530033474440 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[0\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[0\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[0\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[0\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[1\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[1\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[1\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[1\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[2\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[2\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[2\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[2\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[3\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[3\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[3\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[3\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[4\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[4\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[4\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[4\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[5\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[5\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[5\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[5\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[6\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[6\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[6\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[6\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[7\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[7\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[7\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[7\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registerFactoryWithTriState:ulaResultRegister\|dataOut\[8\] registerFactoryWithTriState:ulaResultRegister\|dataOut\[8\] " "Converted the fan-out from the tri-state buffer \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[8\]\" to the node \"registerFactoryWithTriState:ulaResultRegister\|dataOut\[8\]\" into an OR gate" {  } { { "registerFactoryWithTriState.sv" "" { Text "/home/assert/processor/registerFactoryWithTriState.sv" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1530033474440 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1530033474440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Done GND " "Pin \"Done\" is stuck at GND" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530033474469 "|processor|Done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530033474469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530033474521 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530033474653 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "9 " "Attempting to remove 9 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_8_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_7_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_6_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_5_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_4_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_3_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_2_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_1_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.work.mux8To1.outMux_0_~output " "Removed I/O cell \"global.bp.work.work.mux8To1.outMux_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474713 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1530033474713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530033474720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530033474720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataAndInstructionInput\[6\] " "No output dependent on input pin \"DataAndInstructionInput\[6\]\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|DataAndInstructionInput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataAndInstructionInput\[7\] " "No output dependent on input pin \"DataAndInstructionInput\[7\]\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|DataAndInstructionInput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataAndInstructionInput\[8\] " "No output dependent on input pin \"DataAndInstructionInput\[8\]\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|DataAndInstructionInput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|Run"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeInRegister\[0\] " "No output dependent on input pin \"writeInRegister\[0\]\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|writeInRegister[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeInRegister\[1\] " "No output dependent on input pin \"writeInRegister\[1\]\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|writeInRegister[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeInRegister\[2\] " "No output dependent on input pin \"writeInRegister\[2\]\"" {  } { { "processor.sv" "" { Text "/home/assert/processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530033474752 "|processor|writeInRegister[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530033474752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530033474753 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530033474753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530033474753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530033474753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530033474758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 14:17:54 2018 " "Processing ended: Tue Jun 26 14:17:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530033474758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530033474758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530033474758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530033474758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530033479482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530033479483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 14:17:59 2018 " "Processing started: Tue Jun 26 14:17:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530033479483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1530033479483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processor -c processor --netlist_type=sgate " "Command: quartus_npp processor -c processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1530033479483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1530033479562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530033479572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 14:17:59 2018 " "Processing ended: Tue Jun 26 14:17:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530033479572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530033479572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530033479572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1530033479572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530033502347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530033502347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 14:18:22 2018 " "Processing started: Tue Jun 26 14:18:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530033502347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1530033502347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processor -c processor --netlist_type=sm_process " "Command: quartus_npp processor -c processor --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1530033502347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1530033502426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530033502444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 14:18:22 2018 " "Processing ended: Tue Jun 26 14:18:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530033502444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530033502444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530033502444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1530033502444 ""}
