#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
struct device {int dummy; } ;

/* Variables and functions */
#define  CS35L36_ADC_CLK_CTRL 264 
#define  CS35L36_AMP_DIG_VOL_CTRL 263 
#define  CS35L36_AMP_ERR_VOL 262 
#define  CS35L36_AMP_GAIN_CTRL 261 
#define  CS35L36_AMP_NG_CTRL 260 
#define  CS35L36_AMP_OUT_MUTE 259 
#define  CS35L36_AMP_PDM_RATE_CTRL 258 
#define  CS35L36_AMP_PDM_VOLUME 257 
#define  CS35L36_AMP_SLOPE_CTRL 256 
#define  CS35L36_ASP_FORMAT 255 
#define  CS35L36_ASP_FRAME_CTRL 254 
#define  CS35L36_ASP_RATE_CTRL 253 
#define  CS35L36_ASP_RX1_SEL 252 
#define  CS35L36_ASP_RX1_SLOT 251 
#define  CS35L36_ASP_RX_TX_EN 250 
#define  CS35L36_ASP_TX1_SEL 249 
#define  CS35L36_ASP_TX1_TX2_SLOT 248 
#define  CS35L36_ASP_TX2_SEL 247 
#define  CS35L36_ASP_TX3_SEL 246 
#define  CS35L36_ASP_TX3_TX4_SLOT 245 
#define  CS35L36_ASP_TX4_SEL 244 
#define  CS35L36_ASP_TX5_SEL 243 
#define  CS35L36_ASP_TX5_TX6_SLOT 242 
#define  CS35L36_ASP_TX6_SEL 241 
#define  CS35L36_ASP_TX7_TX8_SLOT 240 
#define  CS35L36_ASP_TX_PIN_CTRL 239 
#define  CS35L36_BSTCVRT_COEFF 238 
#define  CS35L36_BSTCVRT_DCM_CTRL 237 
#define  CS35L36_BSTCVRT_DCM_MODE_FORCE 236 
#define  CS35L36_BSTCVRT_OVERVOLT_CTRL 235 
#define  CS35L36_BSTCVRT_PEAK_CUR 234 
#define  CS35L36_BSTCVRT_SFT_RAMP 233 
#define  CS35L36_BSTCVRT_SLOPE_LBST 232 
#define  CS35L36_BSTCVRT_SW_FREQ 231 
#define  CS35L36_BSTCVRT_VCTRL1 230 
#define  CS35L36_BSTCVRT_VCTRL2 229 
#define  CS35L36_BST_ANA2_TEST 228 
#define  CS35L36_BST_TST_MANUAL 227 
#define  CS35L36_CLASSH_CFG 226 
#define  CS35L36_CLASSH_FET_DRV_CFG 225 
#define  CS35L36_CTRL_OVRRIDE 224 
#define  CS35L36_DAC_MSM_CFG 223 
#define  CS35L36_DEVICE_ID 222 
#define  CS35L36_DISCH_FILT 221 
#define  CS35L36_DTEMP_STATUS 220 
#define  CS35L36_DTEMP_WARN_THLD 219 
#define  CS35L36_FAB_ID 218 
#define  CS35L36_GLOBAL_CLK_CTRL 217 
#define  CS35L36_HW_REV 216 
#define  CS35L36_INT1_EDGE_LVL_CTRL 215 
#define  CS35L36_INT1_MASK 214 
#define  CS35L36_INT1_RAW_STATUS 213 
#define  CS35L36_INT1_STATUS 212 
#define  CS35L36_INT2_MASK 211 
#define  CS35L36_INT2_RAW_STATUS 210 
#define  CS35L36_INT2_STATUS 209 
#define  CS35L36_INT3_EDGE_LVL_CTRL 208 
#define  CS35L36_INT3_MASK 207 
#define  CS35L36_INT3_RAW_STATUS 206 
#define  CS35L36_INT3_STATUS 205 
#define  CS35L36_INT4_MASK 204 
#define  CS35L36_INT4_RAW_STATUS 203 
#define  CS35L36_INT4_STATUS 202 
#define  CS35L36_MDSYNC_DATA_TX 201 
#define  CS35L36_MDSYNC_EN 200 
#define  CS35L36_MDSYNC_ERR_STATUS 199 
#define  CS35L36_MDSYNC_PWR_CTRL 198 
#define  CS35L36_MDSYNC_RX_STATUS 197 
#define  CS35L36_MDSYNC_TX_ID 196 
#define  CS35L36_MDSYNC_TX_STATUS 195 
#define  CS35L36_NG_CFG 194 
#define  CS35L36_OTP_CTRL1 193 
#define  CS35L36_OTP_CTRL2 192 
#define  CS35L36_OTP_CTRL3 191 
#define  CS35L36_OTP_CTRL4 190 
#define  CS35L36_OTP_CTRL5 189 
#define  CS35L36_OTP_MEM30 188 
#define  CS35L36_OTP_TRIM_STATUS 187 
#define  CS35L36_OVERTEMP_CFG 186 
#define  CS35L36_PAC_CTL1 185 
#define  CS35L36_PAC_CTL2 184 
#define  CS35L36_PAC_CTL3 183 
#define  CS35L36_PAC_INT0_CTRL 182 
#define  CS35L36_PAC_INT1_CTRL 181 
#define  CS35L36_PAC_INT2_CTRL 180 
#define  CS35L36_PAC_INT3_CTRL 179 
#define  CS35L36_PAC_INT4_CTRL 178 
#define  CS35L36_PAC_INT5_CTRL 177 
#define  CS35L36_PAC_INT6_CTRL 176 
#define  CS35L36_PAC_INT7_CTRL 175 
#define  CS35L36_PAC_INT_FLUSH_CTRL 174 
#define  CS35L36_PAC_INT_RAW_STATUS 173 
#define  CS35L36_PAC_INT_STATUS 172 
 unsigned int CS35L36_PAC_PMEM_WORD0 ; 
 unsigned int CS35L36_PAC_PMEM_WORD1023 ; 
#define  CS35L36_PAD_INTERFACE 171 
#define  CS35L36_PDM_CH_SEL 170 
#define  CS35L36_PDM_HIGHFILT_CTRL 169 
#define  CS35L36_PLL_CLK_CTRL 168 
#define  CS35L36_PROTECT_REL_ERR 167 
#define  CS35L36_PWM_MOD_IO_CTRL 166 
#define  CS35L36_PWM_MOD_STATUS 165 
#define  CS35L36_PWR_CTRL1 164 
#define  CS35L36_PWR_CTRL2 163 
#define  CS35L36_PWR_CTRL3 162 
#define  CS35L36_REV_ID 161 
#define  CS35L36_SP_SCLK_CLK_CTRL 160 
#define  CS35L36_SWIRE_CLK_CTRL 159 
#define  CS35L36_SWIRE_DP1_FIFO_CFG 158 
#define  CS35L36_SWIRE_DP2_FIFO_CFG 157 
#define  CS35L36_SWIRE_DP3_FIFO_CFG 156 
#define  CS35L36_SWIRE_FS_SEL 155 
#define  CS35L36_SWIRE_P1_TX1_SEL 154 
#define  CS35L36_SWIRE_P1_TX2_SEL 153 
#define  CS35L36_SWIRE_P2_TX1_SEL 152 
#define  CS35L36_SWIRE_P2_TX2_SEL 151 
#define  CS35L36_SWIRE_P2_TX3_SEL 150 
#define  CS35L36_SWIRE_PCM_RX_DATA 149 
#define  CS35L36_SW_RESET 148 
#define  CS35L36_SW_REV 147 
#define  CS35L36_TESTKEY_CTRL 146 
#define  CS35L36_TST_FS_MON0 145 
#define  CS35L36_USERKEY_CTL 144 
#define  CS35L36_VBBR_CFG 143 
#define  CS35L36_VBBR_STATUS 142 
#define  CS35L36_VI_SPKMON_FILT 141 
#define  CS35L36_VI_SPKMON_GAIN 140 
#define  CS35L36_VI_SPKMON_IP_SEL 139 
#define  CS35L36_VPBR_CFG 138 
#define  CS35L36_VPBR_STATUS 137 
#define  CS35L36_VPI_LIMIT_MINMAX 136 
#define  CS35L36_VPI_LIMIT_MODE 135 
#define  CS35L36_VPI_TRACK_CTRL 134 
#define  CS35L36_VPI_TRIG_MODE_CTRL 133 
#define  CS35L36_VPI_TRIG_STEPS 132 
#define  CS35L36_VPI_VP_THLD 131 
#define  CS35L36_VPVBST_FS_SEL 130 
#define  CS35L36_VPVBST_VBST_CTRL 129 
#define  CS35L36_VPVBST_VP_CTRL 128 

__attribute__((used)) static bool cs35l36_readable_reg(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case CS35L36_SW_RESET:
	case CS35L36_SW_REV:
	case CS35L36_HW_REV:
	case CS35L36_TESTKEY_CTRL:
	case CS35L36_USERKEY_CTL:
	case CS35L36_OTP_MEM30:
	case CS35L36_OTP_CTRL1:
	case CS35L36_OTP_CTRL2:
	case CS35L36_OTP_CTRL3:
	case CS35L36_OTP_CTRL4:
	case CS35L36_OTP_CTRL5:
	case CS35L36_PAC_CTL1:
	case CS35L36_PAC_CTL2:
	case CS35L36_PAC_CTL3:
	case CS35L36_DEVICE_ID:
	case CS35L36_FAB_ID:
	case CS35L36_REV_ID:
	case CS35L36_PWR_CTRL1:
	case CS35L36_PWR_CTRL2:
	case CS35L36_PWR_CTRL3:
	case CS35L36_CTRL_OVRRIDE:
	case CS35L36_AMP_OUT_MUTE:
	case CS35L36_OTP_TRIM_STATUS:
	case CS35L36_DISCH_FILT:
	case CS35L36_PROTECT_REL_ERR:
	case CS35L36_PAD_INTERFACE:
	case CS35L36_PLL_CLK_CTRL:
	case CS35L36_GLOBAL_CLK_CTRL:
	case CS35L36_ADC_CLK_CTRL:
	case CS35L36_SWIRE_CLK_CTRL:
	case CS35L36_SP_SCLK_CLK_CTRL:
	case CS35L36_TST_FS_MON0:
	case CS35L36_MDSYNC_EN:
	case CS35L36_MDSYNC_TX_ID:
	case CS35L36_MDSYNC_PWR_CTRL:
	case CS35L36_MDSYNC_DATA_TX:
	case CS35L36_MDSYNC_TX_STATUS:
	case CS35L36_MDSYNC_RX_STATUS:
	case CS35L36_MDSYNC_ERR_STATUS:
	case CS35L36_BSTCVRT_VCTRL1:
	case CS35L36_BSTCVRT_VCTRL2:
	case CS35L36_BSTCVRT_PEAK_CUR:
	case CS35L36_BSTCVRT_SFT_RAMP:
	case CS35L36_BSTCVRT_COEFF:
	case CS35L36_BSTCVRT_SLOPE_LBST:
	case CS35L36_BSTCVRT_SW_FREQ:
	case CS35L36_BSTCVRT_DCM_CTRL:
	case CS35L36_BSTCVRT_DCM_MODE_FORCE:
	case CS35L36_BSTCVRT_OVERVOLT_CTRL:
	case CS35L36_BST_TST_MANUAL:
	case CS35L36_BST_ANA2_TEST:
	case CS35L36_VPI_LIMIT_MODE:
	case CS35L36_VPI_LIMIT_MINMAX:
	case CS35L36_VPI_VP_THLD:
	case CS35L36_VPI_TRACK_CTRL:
	case CS35L36_VPI_TRIG_MODE_CTRL:
	case CS35L36_VPI_TRIG_STEPS:
	case CS35L36_VI_SPKMON_FILT:
	case CS35L36_VI_SPKMON_GAIN:
	case CS35L36_VI_SPKMON_IP_SEL:
	case CS35L36_DTEMP_WARN_THLD:
	case CS35L36_DTEMP_STATUS:
	case CS35L36_VPVBST_FS_SEL:
	case CS35L36_VPVBST_VP_CTRL:
	case CS35L36_VPVBST_VBST_CTRL:
	case CS35L36_ASP_TX_PIN_CTRL:
	case CS35L36_ASP_RATE_CTRL:
	case CS35L36_ASP_FORMAT:
	case CS35L36_ASP_FRAME_CTRL:
	case CS35L36_ASP_TX1_TX2_SLOT:
	case CS35L36_ASP_TX3_TX4_SLOT:
	case CS35L36_ASP_TX5_TX6_SLOT:
	case CS35L36_ASP_TX7_TX8_SLOT:
	case CS35L36_ASP_RX1_SLOT:
	case CS35L36_ASP_RX_TX_EN:
	case CS35L36_ASP_RX1_SEL:
	case CS35L36_ASP_TX1_SEL:
	case CS35L36_ASP_TX2_SEL:
	case CS35L36_ASP_TX3_SEL:
	case CS35L36_ASP_TX4_SEL:
	case CS35L36_ASP_TX5_SEL:
	case CS35L36_ASP_TX6_SEL:
	case CS35L36_SWIRE_P1_TX1_SEL:
	case CS35L36_SWIRE_P1_TX2_SEL:
	case CS35L36_SWIRE_P2_TX1_SEL:
	case CS35L36_SWIRE_P2_TX2_SEL:
	case CS35L36_SWIRE_P2_TX3_SEL:
	case CS35L36_SWIRE_DP1_FIFO_CFG:
	case CS35L36_SWIRE_DP2_FIFO_CFG:
	case CS35L36_SWIRE_DP3_FIFO_CFG:
	case CS35L36_SWIRE_PCM_RX_DATA:
	case CS35L36_SWIRE_FS_SEL:
	case CS35L36_AMP_DIG_VOL_CTRL:
	case CS35L36_VPBR_CFG:
	case CS35L36_VBBR_CFG:
	case CS35L36_VPBR_STATUS:
	case CS35L36_VBBR_STATUS:
	case CS35L36_OVERTEMP_CFG:
	case CS35L36_AMP_ERR_VOL:
	case CS35L36_CLASSH_CFG:
	case CS35L36_CLASSH_FET_DRV_CFG:
	case CS35L36_NG_CFG:
	case CS35L36_AMP_GAIN_CTRL:
	case CS35L36_PWM_MOD_IO_CTRL:
	case CS35L36_PWM_MOD_STATUS:
	case CS35L36_DAC_MSM_CFG:
	case CS35L36_AMP_SLOPE_CTRL:
	case CS35L36_AMP_PDM_VOLUME:
	case CS35L36_AMP_PDM_RATE_CTRL:
	case CS35L36_PDM_CH_SEL:
	case CS35L36_AMP_NG_CTRL:
	case CS35L36_PDM_HIGHFILT_CTRL:
	case CS35L36_INT1_STATUS:
	case CS35L36_INT2_STATUS:
	case CS35L36_INT3_STATUS:
	case CS35L36_INT4_STATUS:
	case CS35L36_INT1_RAW_STATUS:
	case CS35L36_INT2_RAW_STATUS:
	case CS35L36_INT3_RAW_STATUS:
	case CS35L36_INT4_RAW_STATUS:
	case CS35L36_INT1_MASK:
	case CS35L36_INT2_MASK:
	case CS35L36_INT3_MASK:
	case CS35L36_INT4_MASK:
	case CS35L36_INT1_EDGE_LVL_CTRL:
	case CS35L36_INT3_EDGE_LVL_CTRL:
	case CS35L36_PAC_INT_STATUS:
	case CS35L36_PAC_INT_RAW_STATUS:
	case CS35L36_PAC_INT_FLUSH_CTRL:
	case CS35L36_PAC_INT0_CTRL:
	case CS35L36_PAC_INT1_CTRL:
	case CS35L36_PAC_INT2_CTRL:
	case CS35L36_PAC_INT3_CTRL:
	case CS35L36_PAC_INT4_CTRL:
	case CS35L36_PAC_INT5_CTRL:
	case CS35L36_PAC_INT6_CTRL:
	case CS35L36_PAC_INT7_CTRL:
		return true;
	default:
		if (reg >= CS35L36_PAC_PMEM_WORD0 &&
			reg <= CS35L36_PAC_PMEM_WORD1023)
			return true;
		else
			return false;
	}
}