// Seed: 2088252738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  assign module_1.id_3 = 0;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_5 = id_6;
  parameter id_17 = 1;
  logic id_18;
  assign {(id_6), -1, 1, "", id_4, (1)} = id_7;
  assign id_1 = 1;
  logic [1 'b0 : -1] id_19;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7
    , id_11,
    input tri0 id_8,
    output tri1 id_9
);
  wire id_12;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12
  );
endmodule
