// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AttentionMatmulSoftm_HH_
#define _AttentionMatmulSoftm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel_4_mul_mul_12ns_16ns_28_1_1.h"

namespace ap_rtl {

struct AttentionMatmulSoftm : public sc_module {
    // Port declarations 40
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<512> > in_V_data_V_dout;
    sc_in< sc_logic > in_V_data_V_empty_n;
    sc_out< sc_logic > in_V_data_V_read;
    sc_in< sc_lv<8> > in_V_id_V_dout;
    sc_in< sc_logic > in_V_id_V_empty_n;
    sc_out< sc_logic > in_V_id_V_read;
    sc_in< sc_lv<8> > in_V_dest_V_dout;
    sc_in< sc_logic > in_V_dest_V_empty_n;
    sc_out< sc_logic > in_V_dest_V_read;
    sc_in< sc_lv<16> > in_V_user_V_dout;
    sc_in< sc_logic > in_V_user_V_empty_n;
    sc_out< sc_logic > in_V_user_V_read;
    sc_in< sc_lv<1> > in_V_last_V_dout;
    sc_in< sc_logic > in_V_last_V_empty_n;
    sc_out< sc_logic > in_V_last_V_read;
    sc_out< sc_lv<512> > out_V_data_V_din;
    sc_in< sc_logic > out_V_data_V_full_n;
    sc_out< sc_logic > out_V_data_V_write;
    sc_out< sc_lv<8> > out_V_id_V_din;
    sc_in< sc_logic > out_V_id_V_full_n;
    sc_out< sc_logic > out_V_id_V_write;
    sc_out< sc_lv<8> > out_V_dest_V_din;
    sc_in< sc_logic > out_V_dest_V_full_n;
    sc_out< sc_logic > out_V_dest_V_write;
    sc_out< sc_lv<16> > out_V_user_V_din;
    sc_in< sc_logic > out_V_user_V_full_n;
    sc_out< sc_logic > out_V_user_V_write;
    sc_out< sc_lv<1> > out_V_last_V_din;
    sc_in< sc_logic > out_V_last_V_full_n;
    sc_out< sc_logic > out_V_last_V_write;


    // Module declarations
    AttentionMatmulSoftm(sc_module_name name);
    SC_HAS_PROCESS(AttentionMatmulSoftm);

    ~AttentionMatmulSoftm();

    sc_trace_file* mVcdFile;

    kernel_4_mul_mul_12ns_16ns_28_1_1<1,1,12,16,28>* kernel_4_mul_mul_12ns_16ns_28_1_1_U1882;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1000;
    sc_signal< sc_logic > in_V_id_V_blk_n;
    sc_signal< sc_logic > in_V_dest_V_blk_n;
    sc_signal< sc_logic > in_V_user_V_blk_n;
    sc_signal< sc_logic > in_V_last_V_blk_n;
    sc_signal< sc_logic > out_V_data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1000_pp0_iter3_reg;
    sc_signal< sc_logic > out_V_id_V_blk_n;
    sc_signal< sc_logic > out_V_dest_V_blk_n;
    sc_signal< sc_logic > out_V_user_V_blk_n;
    sc_signal< sc_logic > out_V_last_V_blk_n;
    sc_signal< sc_lv<28> > indvar_flatten_reg_321;
    sc_signal< sc_lv<12> > i_op_assign_1_reg_332;
    sc_signal< sc_lv<12> > tmp_56_cast1_fu_530_p4;
    sc_signal< sc_lv<12> > tmp_56_cast1_reg_970;
    sc_signal< sc_logic > in_V_id_V0_status;
    sc_signal< sc_logic > out_V_id_V1_status;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > tmp_fu_540_p1;
    sc_signal< sc_lv<16> > tmp_reg_975;
    sc_signal< sc_lv<28> > bound_fu_964_p2;
    sc_signal< sc_lv<28> > bound_reg_995;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_552_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1000_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1000_pp0_iter2_reg;
    sc_signal< sc_lv<28> > indvar_flatten_next_fu_557_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<12> > i_op_assign_1_mid2_fu_568_p3;
    sc_signal< sc_lv<12> > i_op_assign_1_mid2_reg_1009;
    sc_signal< sc_lv<12> > j_fu_576_p2;
    sc_signal< sc_lv<8> > tmp_id_V_1_reg_1024;
    sc_signal< sc_lv<8> > tmp_id_V_1_reg_1024_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_id_V_1_reg_1024_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_dest_V_1_reg_1029;
    sc_signal< sc_lv<8> > tmp_dest_V_1_reg_1029_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_dest_V_1_reg_1029_pp0_iter3_reg;
    sc_signal< sc_lv<16> > tmp_user_V_1_reg_1034;
    sc_signal< sc_lv<16> > tmp_user_V_1_reg_1034_pp0_iter2_reg;
    sc_signal< sc_lv<16> > tmp_user_V_1_reg_1034_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_1039;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_1039_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_1039_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_5_fu_589_p2;
    sc_signal< sc_lv<512> > tmp_data_V_5_fu_594_p5;
    sc_signal< sc_lv<1> > tmp_113_1_fu_612_p2;
    sc_signal< sc_lv<1> > tmp_113_1_reg_1053;
    sc_signal< sc_lv<1> > tmp_113_2_fu_623_p2;
    sc_signal< sc_lv<1> > tmp_113_2_reg_1057;
    sc_signal< sc_lv<1> > tmp_113_3_fu_634_p2;
    sc_signal< sc_lv<1> > tmp_113_3_reg_1061;
    sc_signal< sc_lv<1> > tmp_113_4_fu_645_p2;
    sc_signal< sc_lv<1> > tmp_113_4_reg_1065;
    sc_signal< sc_lv<1> > tmp_113_5_fu_656_p2;
    sc_signal< sc_lv<1> > tmp_113_5_reg_1069;
    sc_signal< sc_lv<1> > tmp_113_6_fu_667_p2;
    sc_signal< sc_lv<1> > tmp_113_6_reg_1073;
    sc_signal< sc_lv<1> > tmp_113_7_fu_678_p2;
    sc_signal< sc_lv<1> > tmp_113_7_reg_1077;
    sc_signal< sc_lv<1> > tmp_113_7_reg_1077_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_8_fu_689_p2;
    sc_signal< sc_lv<1> > tmp_113_8_reg_1081;
    sc_signal< sc_lv<1> > tmp_113_8_reg_1081_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_9_fu_700_p2;
    sc_signal< sc_lv<1> > tmp_113_9_reg_1085;
    sc_signal< sc_lv<1> > tmp_113_9_reg_1085_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_s_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_113_s_reg_1089;
    sc_signal< sc_lv<1> > tmp_113_s_reg_1089_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_10_fu_722_p2;
    sc_signal< sc_lv<1> > tmp_113_10_reg_1093;
    sc_signal< sc_lv<1> > tmp_113_10_reg_1093_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_11_fu_733_p2;
    sc_signal< sc_lv<1> > tmp_113_11_reg_1097;
    sc_signal< sc_lv<1> > tmp_113_11_reg_1097_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_12_fu_744_p2;
    sc_signal< sc_lv<1> > tmp_113_12_reg_1101;
    sc_signal< sc_lv<1> > tmp_113_12_reg_1101_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_12_reg_1101_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_113_13_fu_755_p2;
    sc_signal< sc_lv<1> > tmp_113_13_reg_1105;
    sc_signal< sc_lv<1> > tmp_113_13_reg_1105_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_13_reg_1105_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_113_14_fu_766_p2;
    sc_signal< sc_lv<1> > tmp_113_14_reg_1109;
    sc_signal< sc_lv<1> > tmp_113_14_reg_1109_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_113_14_reg_1109_pp0_iter3_reg;
    sc_signal< sc_lv<512> > tmp_data_V_12_fu_836_p5;
    sc_signal< sc_lv<512> > tmp_data_V_18_fu_913_p5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter0_tmp_data_V_8_reg_343;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter1_tmp_data_V_8_reg_343;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_reg_343;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_1_phi_fu_355_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_1_reg_352;
    sc_signal< sc_lv<512> > tmp_data_V_6_fu_771_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_2_phi_fu_365_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_2_reg_362;
    sc_signal< sc_lv<512> > tmp_data_V_7_fu_784_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_3_phi_fu_375_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_3_reg_372;
    sc_signal< sc_lv<512> > tmp_data_V_9_fu_797_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_4_phi_fu_385_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_4_reg_382;
    sc_signal< sc_lv<512> > tmp_data_V_10_fu_810_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_5_phi_fu_395_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_5_reg_392;
    sc_signal< sc_lv<512> > tmp_data_V_11_fu_823_p5;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter0_tmp_data_V_8_6_reg_403;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter1_tmp_data_V_8_6_reg_403;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_6_reg_403;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_6_reg_403;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_7_phi_fu_416_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_7_reg_413;
    sc_signal< sc_lv<512> > tmp_data_V_13_fu_848_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_8_phi_fu_426_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_8_reg_423;
    sc_signal< sc_lv<512> > tmp_data_V_14_fu_861_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_9_phi_fu_436_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_9_reg_433;
    sc_signal< sc_lv<512> > tmp_data_V_15_fu_874_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_s_phi_fu_446_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_s_reg_443;
    sc_signal< sc_lv<512> > tmp_data_V_16_fu_887_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_10_phi_fu_456_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_10_reg_453;
    sc_signal< sc_lv<512> > tmp_data_V_17_fu_900_p5;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter0_tmp_data_V_8_11_reg_464;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter1_tmp_data_V_8_11_reg_464;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter2_tmp_data_V_8_11_reg_464;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter3_tmp_data_V_8_11_reg_464;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter4_tmp_data_V_8_11_reg_464;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_12_phi_fu_477_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter4_tmp_data_V_8_12_reg_474;
    sc_signal< sc_lv<512> > tmp_data_V_19_fu_925_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_8_13_phi_fu_487_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter4_tmp_data_V_8_13_reg_484;
    sc_signal< sc_lv<512> > tmp_data_V_20_fu_938_p5;
    sc_signal< sc_lv<512> > ap_phi_mux_tmp_data_V_22_phi_fu_497_p4;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter4_tmp_data_V_22_reg_494;
    sc_signal< sc_lv<512> > tmp_data_V_21_fu_951_p5;
    sc_signal< sc_logic > in_V_id_V0_update;
    sc_signal< sc_logic > out_V_id_V1_update;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > exitcond3_fu_563_p2;
    sc_signal< sc_lv<16> > tmp_4_fu_582_p3;
    sc_signal< sc_lv<16> > i_op_assign_2_s_fu_606_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_1_fu_617_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_2_fu_628_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_3_fu_639_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_4_fu_650_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_5_fu_661_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_6_fu_672_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_7_fu_683_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_8_fu_694_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_9_fu_705_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_10_fu_716_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_11_fu_727_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_12_fu_738_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_13_fu_749_p2;
    sc_signal< sc_lv<16> > i_op_assign_2_14_fu_760_p2;
    sc_signal< sc_lv<12> > bound_fu_964_p0;
    sc_signal< sc_lv<16> > bound_fu_964_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<28> > bound_fu_964_p00;
    sc_signal< sc_lv<28> > bound_fu_964_p10;
    sc_signal< bool > ap_condition_112;
    sc_signal< bool > ap_condition_891;
    sc_signal< bool > ap_condition_895;
    sc_signal< bool > ap_condition_202;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<28> ap_const_lv28_1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_2;
    static const sc_lv<16> ap_const_lv16_3;
    static const sc_lv<16> ap_const_lv16_4;
    static const sc_lv<16> ap_const_lv16_5;
    static const sc_lv<16> ap_const_lv16_6;
    static const sc_lv<16> ap_const_lv16_7;
    static const sc_lv<16> ap_const_lv16_8;
    static const sc_lv<16> ap_const_lv16_9;
    static const sc_lv<16> ap_const_lv16_A;
    static const sc_lv<16> ap_const_lv16_B;
    static const sc_lv<16> ap_const_lv16_C;
    static const sc_lv<16> ap_const_lv16_D;
    static const sc_lv<16> ap_const_lv16_E;
    static const sc_lv<16> ap_const_lv16_F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_112();
    void thread_ap_condition_202();
    void thread_ap_condition_891();
    void thread_ap_condition_895();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_tmp_data_V_22_phi_fu_497_p4();
    void thread_ap_phi_mux_tmp_data_V_8_10_phi_fu_456_p4();
    void thread_ap_phi_mux_tmp_data_V_8_12_phi_fu_477_p4();
    void thread_ap_phi_mux_tmp_data_V_8_13_phi_fu_487_p4();
    void thread_ap_phi_mux_tmp_data_V_8_1_phi_fu_355_p4();
    void thread_ap_phi_mux_tmp_data_V_8_2_phi_fu_365_p4();
    void thread_ap_phi_mux_tmp_data_V_8_3_phi_fu_375_p4();
    void thread_ap_phi_mux_tmp_data_V_8_4_phi_fu_385_p4();
    void thread_ap_phi_mux_tmp_data_V_8_5_phi_fu_395_p4();
    void thread_ap_phi_mux_tmp_data_V_8_7_phi_fu_416_p4();
    void thread_ap_phi_mux_tmp_data_V_8_8_phi_fu_426_p4();
    void thread_ap_phi_mux_tmp_data_V_8_9_phi_fu_436_p4();
    void thread_ap_phi_mux_tmp_data_V_8_s_phi_fu_446_p4();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_8_11_reg_464();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_8_6_reg_403();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_8_reg_343();
    void thread_ap_phi_reg_pp0_iter2_tmp_data_V_8_1_reg_352();
    void thread_ap_phi_reg_pp0_iter2_tmp_data_V_8_2_reg_362();
    void thread_ap_phi_reg_pp0_iter2_tmp_data_V_8_3_reg_372();
    void thread_ap_phi_reg_pp0_iter2_tmp_data_V_8_4_reg_382();
    void thread_ap_phi_reg_pp0_iter2_tmp_data_V_8_5_reg_392();
    void thread_ap_phi_reg_pp0_iter3_tmp_data_V_8_10_reg_453();
    void thread_ap_phi_reg_pp0_iter3_tmp_data_V_8_7_reg_413();
    void thread_ap_phi_reg_pp0_iter3_tmp_data_V_8_8_reg_423();
    void thread_ap_phi_reg_pp0_iter3_tmp_data_V_8_9_reg_433();
    void thread_ap_phi_reg_pp0_iter3_tmp_data_V_8_s_reg_443();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_V_22_reg_494();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_V_8_12_reg_474();
    void thread_ap_phi_reg_pp0_iter4_tmp_data_V_8_13_reg_484();
    void thread_ap_ready();
    void thread_bound_fu_964_p0();
    void thread_bound_fu_964_p00();
    void thread_bound_fu_964_p1();
    void thread_bound_fu_964_p10();
    void thread_exitcond3_fu_563_p2();
    void thread_exitcond_flatten_fu_552_p2();
    void thread_i_op_assign_1_mid2_fu_568_p3();
    void thread_i_op_assign_2_10_fu_716_p2();
    void thread_i_op_assign_2_11_fu_727_p2();
    void thread_i_op_assign_2_12_fu_738_p2();
    void thread_i_op_assign_2_13_fu_749_p2();
    void thread_i_op_assign_2_14_fu_760_p2();
    void thread_i_op_assign_2_1_fu_617_p2();
    void thread_i_op_assign_2_2_fu_628_p2();
    void thread_i_op_assign_2_3_fu_639_p2();
    void thread_i_op_assign_2_4_fu_650_p2();
    void thread_i_op_assign_2_5_fu_661_p2();
    void thread_i_op_assign_2_6_fu_672_p2();
    void thread_i_op_assign_2_7_fu_683_p2();
    void thread_i_op_assign_2_8_fu_694_p2();
    void thread_i_op_assign_2_9_fu_705_p2();
    void thread_i_op_assign_2_s_fu_606_p2();
    void thread_in_V_data_V_blk_n();
    void thread_in_V_data_V_read();
    void thread_in_V_dest_V_blk_n();
    void thread_in_V_dest_V_read();
    void thread_in_V_id_V0_status();
    void thread_in_V_id_V0_update();
    void thread_in_V_id_V_blk_n();
    void thread_in_V_id_V_read();
    void thread_in_V_last_V_blk_n();
    void thread_in_V_last_V_read();
    void thread_in_V_user_V_blk_n();
    void thread_in_V_user_V_read();
    void thread_indvar_flatten_next_fu_557_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_576_p2();
    void thread_out_V_data_V_blk_n();
    void thread_out_V_data_V_din();
    void thread_out_V_data_V_write();
    void thread_out_V_dest_V_blk_n();
    void thread_out_V_dest_V_din();
    void thread_out_V_dest_V_write();
    void thread_out_V_id_V1_status();
    void thread_out_V_id_V1_update();
    void thread_out_V_id_V_blk_n();
    void thread_out_V_id_V_din();
    void thread_out_V_id_V_write();
    void thread_out_V_last_V_blk_n();
    void thread_out_V_last_V_din();
    void thread_out_V_last_V_write();
    void thread_out_V_user_V_blk_n();
    void thread_out_V_user_V_din();
    void thread_out_V_user_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_113_10_fu_722_p2();
    void thread_tmp_113_11_fu_733_p2();
    void thread_tmp_113_12_fu_744_p2();
    void thread_tmp_113_13_fu_755_p2();
    void thread_tmp_113_14_fu_766_p2();
    void thread_tmp_113_1_fu_612_p2();
    void thread_tmp_113_2_fu_623_p2();
    void thread_tmp_113_3_fu_634_p2();
    void thread_tmp_113_4_fu_645_p2();
    void thread_tmp_113_5_fu_656_p2();
    void thread_tmp_113_6_fu_667_p2();
    void thread_tmp_113_7_fu_678_p2();
    void thread_tmp_113_8_fu_689_p2();
    void thread_tmp_113_9_fu_700_p2();
    void thread_tmp_113_s_fu_711_p2();
    void thread_tmp_4_fu_582_p3();
    void thread_tmp_56_cast1_fu_530_p4();
    void thread_tmp_5_fu_589_p2();
    void thread_tmp_data_V_10_fu_810_p5();
    void thread_tmp_data_V_11_fu_823_p5();
    void thread_tmp_data_V_12_fu_836_p5();
    void thread_tmp_data_V_13_fu_848_p5();
    void thread_tmp_data_V_14_fu_861_p5();
    void thread_tmp_data_V_15_fu_874_p5();
    void thread_tmp_data_V_16_fu_887_p5();
    void thread_tmp_data_V_17_fu_900_p5();
    void thread_tmp_data_V_18_fu_913_p5();
    void thread_tmp_data_V_19_fu_925_p5();
    void thread_tmp_data_V_20_fu_938_p5();
    void thread_tmp_data_V_21_fu_951_p5();
    void thread_tmp_data_V_5_fu_594_p5();
    void thread_tmp_data_V_6_fu_771_p5();
    void thread_tmp_data_V_7_fu_784_p5();
    void thread_tmp_data_V_9_fu_797_p5();
    void thread_tmp_fu_540_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
