#include <cmath>
#include <functional>
#include <Zydis/Zydis.h>
#include "Zydis/DecoderTypes.h"
#include "Zydis/SharedTypes.h"
#include "biscuit/assembler.hpp"
#include "biscuit/label.hpp"
#include "biscuit/registers.hpp"
#include "biscuit/vector.hpp"
#include "felix86/common/config.hpp"
#include "felix86/common/feature.hpp"
#include "felix86/common/global.hpp"
#include "felix86/common/log.hpp"
#include "felix86/common/state.hpp"
#include "felix86/common/types.hpp"
#include "felix86/common/utility.hpp"
#include "felix86/hle/seccomp.hpp"
#include "felix86/hle/thunks.hpp"
#include "felix86/v2/handlers.hpp"
#include "felix86/v2/recompiler.hpp"

void felix86_syscall(felix86_frame* frame);

void felix86_syscall32(felix86_frame* frame, u32 rip_nex);

void felix86_cpuid(ThreadState* state);

[[nodiscard]] constexpr int sew_to_bits(SEW sew) {
    return 8 << static_cast<int>(sew);
}

#define FAST_HANDLE(name)                                                                                                                            \
    void fast_##name(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands)

#define HAS_VEX (instruction.attributes & (ZYDIS_ATTRIB_HAS_VEX))

#define HAS_REP (instruction.attributes & (ZYDIS_ATTRIB_HAS_REP | ZYDIS_ATTRIB_HAS_REPZ | ZYDIS_ATTRIB_HAS_REPNZ))

void UnimplementedHandler(Recompiler& rec, u64 rip, biscuit::Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands) {
    ZydisDisassembledInstruction disassembled;
    auto mode = g_mode32 ? ZYDIS_MACHINE_MODE_LONG_COMPAT_32 : ZYDIS_MACHINE_MODE_LONG_64;
    if (ZYAN_SUCCESS(ZydisDisassembleIntel(mode, rip, (u8*)rip, 15, &disassembled))) {
        ERROR("Unhandled instruction %s (%02x)", disassembled.text, (int)instruction.opcode);
    } else {
        ERROR("Unhandled instruction %s (%02x)", ZydisMnemonicGetString(instruction.mnemonic), (int)instruction.opcode);
    }
}

#define X(name) HandlerPtr Handlers::ptr_##name = UnimplementedHandler;
#include "mnemonics.inc"
#undef X

void SetCmpFlags(u64 rip, Recompiler& rec, Assembler& as, biscuit::GPR dst, biscuit::GPR src, biscuit::GPR result, x86_size_e size,
                 bool zext_src = false, bool always_emit = false) {
    if (always_emit || rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR test = rec.scratch();
        if (zext_src) {
            rec.zext(test, src, size);
        } else {
            test = src;
        }
        rec.updateCarrySub(dst, test);
        rec.popScratch();
    }

    if (always_emit || rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result);
    }

    if (always_emit || rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.updateAuxiliarySub(dst, src);
    }

    if (always_emit || rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, size);
    }

    if (always_emit || rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, size);
    }

    if (always_emit || rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.updateOverflowSub(dst, src, result, size);
    }
}

void CMOV(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, biscuit::GPR cond) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src;
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER)
        src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    else
        src = rec.getGPR(&operands[1]);
    biscuit::GPR result = rec.scratch();
    if (instruction.operand_width == 64) {
        // Write directly to dst to save a move
        result = dst;
    }

    if (Extensions::Zicond) {
        biscuit::GPR tmp1 = rec.scratch();
        biscuit::GPR tmp2 = rec.scratch();
        as.CZERO_NEZ(tmp1, dst, cond);
        as.CZERO_EQZ(tmp2, src, cond);
        as.OR(result, tmp1, tmp2);
    } else {
        Label false_label;
        as.MV(result, dst);
        as.BEQZ(cond, &false_label);
        as.MV(result, src);
        as.Bind(&false_label);
    }

    rec.setGPR(&operands[0], result);
}

static inline bool AttemptCmpFusing(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands) {
    // Sometimes we hit instructions like
    //     cmp ...
    //     cmovl
    // CMOVL uses the OF flag. This makes sense if your architecture is x86 and you have flags, but in RISC-V
    // OF calculation can be 8-9 instructions. And the effect of CMOVL is that it just checks the 'less than' condition
    // There's instructions that can do this way better like SLT(U) in RISC-V. We must make sure the other flags aren't used
    // and fuse the cmp+cmovl (and others eventually) into fewer instructions
    u64 next_rip = rip + instruction.length;
    bool needs_cf = rec.shouldEmitFlag(next_rip, X86_REF_CF);
    bool needs_af = rec.shouldEmitFlag(next_rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(next_rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(next_rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(next_rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(next_rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf || needs_af;
    // If after the next instruction we need any flag, we can't fuse the CMP because the flags will be important later on
    if (needs_any_flag) {
        return false;
    }

    auto [next_instruction, next_operands] = rec.getNextInstruction();
    switch (next_instruction->mnemonic) {
    case ZYDIS_MNEMONIC_CMOVL: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        if (operands[0].size != 64) {
            biscuit::GPR slhs = rec.scratch();
            biscuit::GPR srhs = rec.scratch();
            rec.sext(slhs, lhs, rec.zydisToSize(operands[0].size));
            rec.sext(srhs, rhs, rec.zydisToSize(operands[0].size));
            as.SLT(cond, slhs, srhs);
            rec.popScratch();
            rec.popScratch();
        } else {
            as.SLT(cond, lhs, rhs);
        }
        rec.resetScratch(); // pop all scratch except cond which was allocated first
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVLE: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        if (operands[0].size != 64) {
            biscuit::GPR slhs = rec.scratch();
            biscuit::GPR srhs = rec.scratch();
            rec.sext(slhs, lhs, rec.zydisToSize(operands[0].size));
            rec.sext(srhs, rhs, rec.zydisToSize(operands[0].size));
            as.SGT(cond, slhs, srhs);
            as.XORI(cond, cond, 1);
            rec.popScratch();
            rec.popScratch();
        } else {
            as.SGT(cond, lhs, rhs);
            as.XORI(cond, cond, 1);
        }
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVNLE: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        if (operands[0].size != 64) {
            biscuit::GPR slhs = rec.scratch();
            biscuit::GPR srhs = rec.scratch();
            rec.sext(slhs, lhs, rec.zydisToSize(operands[0].size));
            rec.sext(srhs, rhs, rec.zydisToSize(operands[0].size));
            as.SGT(cond, slhs, srhs);
            rec.popScratch();
            rec.popScratch();
        } else {
            as.SGT(cond, lhs, rhs);
        }
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVNL: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        if (operands[0].size != 64) {
            biscuit::GPR slhs = rec.scratch();
            biscuit::GPR srhs = rec.scratch();
            rec.sext(slhs, lhs, rec.zydisToSize(operands[0].size));
            rec.sext(srhs, rhs, rec.zydisToSize(operands[0].size));
            as.SLT(cond, slhs, srhs);
            as.XORI(cond, cond, 1);
            rec.popScratch();
            rec.popScratch();
        } else {
            as.SLT(cond, lhs, rhs);
            as.XORI(cond, cond, 1);
        }
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVB: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        as.SLTU(cond, lhs, rhs);
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVBE: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        as.SGTU(cond, lhs, rhs);
        as.XORI(cond, cond, 1);
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVNB: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        as.SLTU(cond, lhs, rhs);
        as.XORI(cond, cond, 1);
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    case ZYDIS_MNEMONIC_CMOVNBE: {
        biscuit::GPR cond = rec.scratch();
        biscuit::GPR lhs = rec.getGPR(&operands[0]);
        biscuit::GPR rhs = rec.getGPR(&operands[1]);
        as.SGTU(cond, lhs, rhs);
        rec.resetScratch();
        rec.scratch();
        CMOV(rec, rip, as, *next_instruction, next_operands, cond);
        rec.skipNext();
        return true;
    }
    default: {
        break;
    }
    }

    return false;
}

bool is_segment(ZydisDecodedOperand& operand) {
    if (operand.type != ZYDIS_OPERAND_TYPE_REGISTER) {
        return false;
    }

    if (operand.reg.value >= ZYDIS_REGISTER_ES && operand.reg.value <= ZYDIS_REGISTER_GS) {
        return true;
    }

    return false;
}

int size_to_bytes(int size) {
    switch (size) {
    case 8: {
        return 1;
    }
    case 16: {
        return 2;
    }
    case 32: {
        return 4;
    }
    case 64: {
        return 8;
    }
    }

    UNREACHABLE();
    return 0;
}

enum CmpPredicate {
    EQ_OQ = 0x00,
    LT_OS = 0x01,
    LE_OS = 0x02,
    UNORD_Q = 0x03,
    NEQ_UQ = 0x04,
    NLT_US = 0x05,
    NLE_US = 0x06,
    ORD_Q = 0x07,
    EQ_UQ = 0x08,
    NGE_US = 0x09,
    NGT_US = 0x0A,
    FALSE_OQ = 0x0B,
    NEQ_OQ = 0x0C,
    GE_OS = 0x0D,
    GT_OS = 0x0E,
    TRUE_UQ = 0x0F,
    EQ_OS = 0x10,
    LT_OQ = 0x11,
    LE_OQ = 0x12,
    UNORD_S = 0x13,
    NEQ_US = 0x14,
    NLT_UQ = 0x15,
    NLE_UQ = 0x16,
    ORD_S = 0x17,
    EQ_US = 0x18,
    NGE_UQ = 0x19,
    NGT_UQ = 0x1A,
    FALSE_OS = 0x1B,
    NEQ_OS = 0x1C,
    GE_OQ = 0x1D,
    GT_OQ = 0x1E,
    TRUE_US = 0x1F,
};

void OP_noflags_destreg(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands,
                        void (Assembler::*func64)(biscuit::GPR, biscuit::GPR, biscuit::GPR),
                        void (Assembler::*func32)(biscuit::GPR, biscuit::GPR, biscuit::GPR)) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src;
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    } else {
        src = rec.getGPR(&operands[1]);
    }

    switch (instruction.operand_width) {
    case 8: {
        // https://news.ycombinator.com/item?id=41364904 :)
        bool dst_high = rec.zydisToSize(operands[0].reg.value) == X86_SIZE_BYTE_HIGH;
        bool src_high = rec.zydisToSize(operands[1].reg.value) == X86_SIZE_BYTE_HIGH;
        biscuit::GPR temp = rec.scratch();
        if (!dst_high && !src_high) {
            as.SLLI(temp, src, 56);
            as.RORI(dst, dst, 8);
            (as.*func64)(dst, dst, temp);
            as.RORI(dst, dst, 56);
        } else if (!dst_high && src_high) {
            as.SRLI(temp, src, 8);
            as.SLLI(temp, temp, 56);
            as.RORI(dst, dst, 8);
            (as.*func64)(dst, dst, temp);
            as.RORI(dst, dst, 56);
        } else if (dst_high && !src_high) {
            as.SLLI(temp, src, 56);
            as.RORI(dst, dst, 16);
            (as.*func64)(dst, dst, temp);
            as.RORI(dst, dst, 48);
        } else if (dst_high && src_high) {
            as.SRLI(temp, src, 8);
            as.SLLI(temp, temp, 56);
            as.RORI(dst, dst, 16);
            (as.*func64)(dst, dst, temp);
            as.RORI(dst, dst, 48);
        }
        break;
    }
    case 16: {
        biscuit::GPR temp = rec.scratch();
        as.SLLI(temp, src, 48);
        as.RORI(dst, dst, 16);
        (as.*func64)(dst, dst, temp);
        as.RORI(dst, dst, 48);
        break;
    }
    case 32: {
        (as.*func32)(dst, dst, src);
        rec.zext(dst, dst, X86_SIZE_DWORD);
        break;
    }
    case 64: {
        (as.*func64)(dst, dst, src);
        break;
    }
    }

    rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, dst);
}

void OP_noflags_destreg_srcimm(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands,
                               void (Assembler::*func64_i)(biscuit::GPR, biscuit::GPR, int32_t),
                               void (Assembler::*func32_i)(biscuit::GPR, biscuit::GPR, int32_t),
                               void (Assembler::*func64)(biscuit::GPR, biscuit::GPR, biscuit::GPR), int32_t src_imm) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    ASSERT(IsValidSigned12BitImm(src_imm));
    switch (instruction.operand_width) {
    case 8: {
        // https://news.ycombinator.com/item?id=41364904 :)
        bool dst_high = rec.zydisToSize(operands[0].reg.value) == X86_SIZE_BYTE_HIGH;
        biscuit::GPR temp = rec.scratch();
        if (!dst_high) {
            as.LI(temp, src_imm);
            as.SLLI(temp, temp, 56);
            as.RORI(dst, dst, 8);
            (as.*func64)(dst, dst, temp);
            as.RORI(dst, dst, 56);
        } else {
            as.LI(temp, src_imm);
            as.SLLI(temp, temp, 56);
            as.RORI(dst, dst, 16);
            (as.*func64)(dst, dst, temp);
            as.RORI(dst, dst, 48);
        }
        break;
    }
    case 16: {
        biscuit::GPR temp = rec.scratch();
        as.LI(temp, src_imm);
        as.SLLI(temp, temp, 48);
        as.RORI(dst, dst, 16);
        (as.*func64)(dst, dst, temp);
        as.RORI(dst, dst, 48);
        break;
    }
    case 32: {
        (as.*func32_i)(dst, dst, src_imm);
        rec.zext(dst, dst, X86_SIZE_DWORD);
        break;
    }
    case 64: {
        (as.*func64_i)(dst, dst, src_imm);
        break;
    }
    }

    rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, dst);
}

void SHIFT_noflags(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands,
                   void (Assembler::*func64)(biscuit::GPR, biscuit::GPR, biscuit::GPR),
                   void (Assembler::*func32)(biscuit::GPR, biscuit::GPR, biscuit::GPR)) {
    biscuit::GPR result;
    biscuit::GPR dst;
    biscuit::GPR shift;
    x86_size_e size = rec.zydisToSize(operands[0].reg.value);
    if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        switch (operands[0].size) {
        case 8: {
            if (func64 == &Assembler::SLL) {
                if (size == X86_SIZE_BYTE_HIGH) {
                    dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
                    biscuit::GPR dst_adjusted = rec.scratch();
                    as.SRLI(dst_adjusted, dst, 8);
                    dst = dst_adjusted;
                } else {
                    dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
                }
                result = rec.scratch();
            } else {
                dst = rec.getGPR(&operands[0]);
                result = rec.scratch();
            }
            break;
        }
        case 16: {
            if (func64 == &Assembler::SLL) {
                dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
                result = rec.scratch();
            } else {
                dst = rec.getGPR(&operands[0]);
                result = rec.scratch();
            }
            break;
        }
        case 32: {
            // Will save a zext if we get it this way
            dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
            result = dst;
            break;
        }
        case 64: {
            // Perform directly on the whole register
            dst = rec.getGPR(&operands[0]);
            result = dst;
            break;
        }
        }
    } else {
        dst = rec.getGPR(&operands[0]);
        result = dst;
    }

    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        ASSERT(rec.zydisToRef(operands[1].reg.value) == X86_REF_RCX);
        shift = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
    } else {
        shift = rec.getGPR(&operands[1]);
    }

    // The 64-bit shifts use 6 bits, the 32-bit shifts use 5 bits. Doing it this way means we don't
    // have to mask the shift amount
    if (instruction.operand_width == 64) {
        (as.*func64)(result, dst, shift);
    } else {
        (as.*func32)(result, dst, shift);
    }

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(MOV) {
    if (is_segment(operands[0])) {
        if (g_mode32) {
            biscuit::GPR src = rec.getGPR(&operands[1]);
            rec.writebackState();
            as.MV(a0, rec.threadStatePointer());
            as.MV(a1, src);
            as.LI(a2, operands[0].reg.value);
            rec.callPointer(offsetof(ThreadState, felix86_set_segment));
            rec.restoreState();
        } else {
            WARN("Setting segment register in 64-bit mode, ignoring");
        }
    } else if (is_segment(operands[1])) {
        if (g_mode32) {
            biscuit::GPR seg = rec.scratch();
            int offset = 0;
            switch (operands[1].reg.value) {
            case ZYDIS_REGISTER_CS: {
                offset = offsetof(ThreadState, cs);
                break;
            }
            case ZYDIS_REGISTER_DS: {
                offset = offsetof(ThreadState, ds);
                break;
            }
            case ZYDIS_REGISTER_SS: {
                offset = offsetof(ThreadState, ss);
                break;
            }
            case ZYDIS_REGISTER_ES: {
                offset = offsetof(ThreadState, es);
                break;
            }
            case ZYDIS_REGISTER_FS: {
                offset = offsetof(ThreadState, fs);
                break;
            }
            case ZYDIS_REGISTER_GS: {
                offset = offsetof(ThreadState, gs);
                break;
            }
            default: {
                UNREACHABLE();
                break;
            }
            }
            as.LHU(seg, offset, rec.threadStatePointer());
            rec.setGPR(&operands[0], seg);
        } else {
            WARN("Getting segment register in 64-bit mode, ignoring");
        }
    } else {
        bool reg_reg = operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER;
        bool not_same = rec.zydisToRef(operands[0].reg.value) != rec.zydisToRef(operands[1].reg.value);
        bool mem_reg = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER;
        bool reg_mem = operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY;
        if (not_same && reg_reg) {
            // Save a mask by doing it this way
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
            if (rec.zydisToSize(operands[1].reg.value) == X86_SIZE_BYTE_HIGH) {
                biscuit::GPR temp = rec.scratch();
                as.SRLI(temp, src, 8);
                src = temp;
            }
            rec.setGPR(&operands[0], src);
        } else if (mem_reg) {
            // Save a mask by doing it this way
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
            if (rec.zydisToSize(operands[1].reg.value) == X86_SIZE_BYTE_HIGH) {
                biscuit::GPR temp = rec.scratch();
                as.SRLI(temp, src, 8);
                src = temp;
            }
            rec.setGPR(&operands[0], src);
        } else if (reg_mem) {
            switch (operands[0].size) {
            case 8: {
                biscuit::GPR src = rec.getGPR(&operands[1]);
                rec.setGPR(&operands[0], src);
                break;
            }
            case 16: {
                // Saves a ZEXT doing it this way
                biscuit::GPR tmp = rec.scratch();
                biscuit::GPR dst = rec.allocatedGPR(rec.zydisToRef(operands[0].reg.value));
                biscuit::GPR src = rec.getGPR(&operands[1]);
                as.SRLI(tmp, dst, 16);
                as.SLLI(tmp, tmp, 16);
                as.OR(dst, tmp, src);
                break;
            }
            case 32:
            case 64: {
                u64 immediate = operands[1].mem.disp.value;
                biscuit::GPR dst = rec.allocatedGPR(rec.zydisToRef(operands[0].reg.value));
                if (IsValidSigned12BitImm(immediate) && !(instruction.attributes & ZYDIS_ATTRIB_HAS_SEGMENT) &&
                    !g_config.paranoid) { // can't do this with seg+a32
                    // Remove the immediate from the operand and use it in the write memory instruction
                    // This can turn an ADDI+load into just a load if the LEA is just a register
                    ZydisDecodedOperand op = operands[1];
                    op.mem.disp.value = 0;
                    biscuit::GPR address = rec.lea(&op, false);
                    rec.readMemory(dst, address, immediate, rec.zydisToSize(operands[0].size));
                } else {
                    biscuit::GPR address = rec.lea(&operands[1], false);
                    rec.readMemory(dst, address, 0, rec.zydisToSize(operands[0].size));
                }
                break;
            }
            default: {
                UNREACHABLE();
            }
            }
        } else {
            biscuit::GPR src = rec.getGPR(&operands[1]);
            rec.setGPR(&operands[0], src);
        }
    }
}

FAST_HANDLE(ADD) {
    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf || needs_af;
    bool dst_reg = operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER;
    if (g_config.noflag_opts && !needs_any_flag && dst_reg) {
        // We can do it faster if we don't need to calculate flags
        return OP_noflags_destreg(rec, rip, as, instruction, operands, &Assembler::ADD, &Assembler::ADDW);
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst;

    bool writeback = true;
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    if (needs_atomic) {
        biscuit::GPR address = rec.lea(&operands[0]);
        dst = rec.scratch();
        switch (operands[0].size) {
        case 8: {
            if (Extensions::Zabha) {
                WARN("Atomic 8-bit ADD with Zabha, untested");
                as.AMOADD_B(Ordering::AQRL, dst, src, address);
                rec.zext(dst, dst, X86_SIZE_BYTE);
            } else {
                /*
                    andi    a2, a0, -4
                    slli    a0, a0, 3
                    li      a3, 255
                    sllw    a3, a3, a0
                    sllw    a0, a1, a0
                .LBB0_1:
                    lr.w.aqrl       a1, (a2)
                    add     a4, a1, a0
                    xor     a4, a4, a1
                    and     a4, a4, a3
                    xor     a4, a4, a1
                    sc.w.rl a4, a4, (a2)
                    bnez    a4, .LBB0_1
                */
                biscuit::Label loop;
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR mask = rec.scratch();
                biscuit::GPR src_shifted = rec.scratch();
                as.ANDI(masked_address, address, -4);
                as.SLLI(address, address, 3);
                as.LI(mask, 0xFF);
                as.SLLW(mask, mask, address);
                as.SLLW(src_shifted, src, address);

                as.Bind(&loop);
                as.LR_W(Ordering::AQRL, dst, masked_address);
                as.ADD(result, dst, src_shifted);
                as.XOR(result, result, dst);
                as.AND(result, result, mask);
                as.XOR(result, result, dst);
                as.SC_W(Ordering::AQRL, result, result, masked_address);
                as.BNEZ(result, &loop);

                as.SRLW(dst, dst, address);
                as.ANDI(dst, dst, 0xFF);

                rec.popScratch();
                rec.popScratch();
                rec.popScratch();
            }
            rec.setLockHandled();
            break;
        }
        case 16: {
            if (Extensions::Zabha) {
                WARN("Atomic 16-bit ADD with Zabha, untested");
                as.AMOADD_H(Ordering::AQRL, dst, src, address);
                rec.zext(dst, dst, X86_SIZE_WORD);
            } else {
                /*
                aadd(unsigned short*, unsigned short)
                    andi    a6, a0, -4
                    slli    a0, a0, 3
                    lui     a3, 16
                    addi    a3, a3, -1
                    sllw    a4, a3, a0
                    sllw    a1, a1, a0
                .LBB0_3:
                    lr.w.aqrl       a5, (a6)
                    add     a2, a5, a1
                    xor     a2, a2, a5
                    and     a2, a2, a4
                    xor     a2, a2, a5
                    sc.w.rl a2, a2, (a6)
                    bnez    a2, .LBB0_3
                    srlw    a0, a5, a0
                    and     a0, a0, a3
                */
                biscuit::Label loop, good_alignment;
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR mask = rec.scratch();
                as.LI(mask, 0b11);
                as.ANDI(masked_address, address, 0b11);
                as.BNE(masked_address, mask, &good_alignment);
                as.EBREAK();
                as.C_UNDEF();
                as.C_UNDEF();

                as.Bind(&good_alignment);

                biscuit::GPR s_a1 = rec.scratch();
                biscuit::GPR s_a3 = mask;
                biscuit::GPR s_a2 = rec.flag(X86_REF_CF); // ran out of scratch and these get modified later
                biscuit::GPR s_a4 = rec.flag(X86_REF_SF);
                biscuit::GPR s_a5 = rec.flag(X86_REF_ZF);
                biscuit::GPR s_a6 = masked_address;
                as.ANDI(s_a6, address, -4);
                as.SLLI(address, address, 3);
                as.LI(s_a3, 0xFFFF);
                as.SLLW(s_a4, s_a3, address);
                as.SLLW(s_a1, src, address);
                as.Bind(&loop);
                as.LR_W(Ordering::AQRL, s_a5, s_a6);
                as.ADD(s_a2, s_a5, s_a1);
                as.XOR(s_a2, s_a2, s_a5);
                as.AND(s_a2, s_a2, s_a4);
                as.XOR(s_a2, s_a2, s_a5);
                as.SC_W(Ordering::AQRL, s_a2, s_a2, s_a6);
                as.BNEZ(s_a2, &loop);
                as.SRLW(dst, s_a5, address);
                as.AND(dst, dst, s_a3);

                rec.popScratch();
                rec.popScratch();
                rec.popScratch();
            }
            rec.setLockHandled();
            break;
        }
        case 32: {
            as.AMOADD_W(Ordering::AQRL, dst, src, address);
            rec.zext(dst, dst, X86_SIZE_DWORD); // AMOADD_W sign extends
            rec.setLockHandled();
            break;
        }
        case 64: {
            as.AMOADD_D(Ordering::AQRL, dst, src, address);
            rec.setLockHandled();
            break;
        }
        default: {
            UNREACHABLE();
            break;
        }
        }

        if (needs_any_flag || !g_config.noflag_opts) {
            as.ADD(result, dst, src);
        }

        writeback = false;
    } else {
        if (needs_atomic) {
            WARN("Atomic ADD with 8-bit operands encountered");
        }

        dst = rec.getGPR(&operands[0]);
        as.ADD(result, dst, src);
    }

    x86_size_e size = rec.getSize(&operands[0]);

    if (needs_cf) {
        rec.updateCarryAdd(dst, result, size);
    }

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_af) {
        rec.updateAuxiliaryAdd(dst, result);
    }

    if (needs_zf) {
        rec.updateZero(result, size);
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_of) {
        rec.updateOverflowAdd(dst, src, result, size);
    }

    if (writeback) {
        rec.setGPR(&operands[0], result);
    }
}

FAST_HANDLE(SUB) {
    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf || needs_af;
    bool dst_reg = operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER;
    if (g_config.noflag_opts && !needs_any_flag && dst_reg) {
        // We can do it faster if we don't need to calculate flags
        return OP_noflags_destreg(rec, rip, as, instruction, operands, &Assembler::SUB, &Assembler::SUBW);
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst;

    bool writeback = true;
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    if (needs_atomic) {
        biscuit::GPR address = rec.lea(&operands[0]);
        dst = rec.scratch();
        switch (operands[0].size) {
        case 8: {
            /*
                andi    a2, a0, -4
                slli    a0, a0, 3
                li      a3, 255
                sllw    a3, a3, a0
                sllw    a0, a1, a0
            .LBB0_1:
                lr.w.aqrl       a1, (a2)
                sub     a4, a1, a0
                xor     a4, a4, a1
                and     a4, a4, a3
                xor     a4, a4, a1
                sc.w.rl a4, a4, (a2)
                bnez    a4, .LBB0_1
            */
            biscuit::Label loop;
            biscuit::GPR masked_address = rec.scratch();
            biscuit::GPR mask = rec.scratch();
            biscuit::GPR src_shifted = rec.scratch();
            as.ANDI(masked_address, address, -4);
            as.SLLI(address, address, 3);
            as.LI(mask, 0xFF);
            as.SLLW(mask, mask, address);
            as.SLLW(src_shifted, src, address);

            as.Bind(&loop);
            as.LR_W(Ordering::AQRL, dst, masked_address);
            as.SUB(result, dst, src_shifted);
            as.XOR(result, result, dst);
            as.AND(result, result, mask);
            as.XOR(result, result, dst);
            as.SC_W(Ordering::AQRL, result, result, masked_address);
            as.BNEZ(result, &loop);

            as.SRLW(dst, dst, address);
            as.ANDI(dst, dst, 0xFF);

            rec.popScratch();
            rec.popScratch();
            rec.popScratch();
            rec.setLockHandled();
            break;
        }
        case 16: {
            /*
            aadd(unsigned short*, unsigned short)
                andi    a6, a0, -4
                slli    a0, a0, 3
                lui     a3, 16
                addi    a3, a3, -1
                sllw    a4, a3, a0
                sllw    a1, a1, a0
            .LBB0_3:
                lr.w.aqrl       a5, (a6)
                sub     a2, a5, a1
                xor     a2, a2, a5
                and     a2, a2, a4
                xor     a2, a2, a5
                sc.w.rl a2, a2, (a6)
                bnez    a2, .LBB0_3
                srlw    a0, a5, a0
                and     a0, a0, a3
            */
            biscuit::Label loop, good_alignment;
            biscuit::GPR masked_address = rec.scratch();
            biscuit::GPR mask = rec.scratch();
            as.LI(mask, 0b11);
            as.ANDI(masked_address, address, 0b11);
            as.BNE(masked_address, mask, &good_alignment);
            as.EBREAK();
            as.C_UNDEF();
            as.C_UNDEF();

            as.Bind(&good_alignment);

            biscuit::GPR s_a1 = rec.scratch();
            biscuit::GPR s_a3 = mask;
            biscuit::GPR s_a2 = rec.flag(X86_REF_CF); // ran out of scratch and these get modified later
            biscuit::GPR s_a4 = rec.flag(X86_REF_SF);
            biscuit::GPR s_a5 = rec.flag(X86_REF_ZF);
            biscuit::GPR s_a6 = masked_address;
            as.ANDI(s_a6, address, -4);
            as.SLLI(address, address, 3);
            as.LI(s_a3, 0xFFFF);
            as.SLLW(s_a4, s_a3, address);
            as.SLLW(s_a1, src, address);
            as.Bind(&loop);
            as.LR_W(Ordering::AQRL, s_a5, s_a6);
            as.SUB(s_a2, s_a5, s_a1);
            as.XOR(s_a2, s_a2, s_a5);
            as.AND(s_a2, s_a2, s_a4);
            as.XOR(s_a2, s_a2, s_a5);
            as.SC_W(Ordering::AQRL, s_a2, s_a2, s_a6);
            as.BNEZ(s_a2, &loop);
            as.SRLW(dst, s_a5, address);
            as.AND(dst, dst, s_a3);

            rec.popScratch();
            rec.popScratch();
            rec.popScratch();
            rec.setLockHandled();
            break;
        }
        case 32: {
            biscuit::GPR src_neg = rec.scratch();
            as.NEG(src_neg, src);
            as.AMOADD_W(Ordering::AQRL, dst, src_neg, address);
            rec.popScratch();
            rec.zext(dst, dst, X86_SIZE_DWORD); // AMOADD_W sign extends
            rec.setLockHandled();
            break;
        }
        case 64: {
            biscuit::GPR src_neg = rec.scratch();
            as.NEG(src_neg, src);
            as.AMOADD_D(Ordering::AQRL, dst, src_neg, address);
            rec.popScratch();
            rec.setLockHandled();
            break;
        }
        }

        // Still calculate result for flags
        as.SUB(result, dst, src);
        writeback = false;
    } else {
        if (needs_atomic) {
            WARN("Atomic SUB with 8 or 16 bit operands encountered");
        }

        dst = rec.getGPR(&operands[0]);
        as.SUB(result, dst, src);
    }

    x86_size_e size = rec.getSize(&operands[0]);

    SetCmpFlags(rip, rec, as, dst, src, result, size, operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE && size != X86_SIZE_QWORD);

    if (writeback) {
        rec.setGPR(&operands[0], result);
    }
}

FAST_HANDLE(SBB) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR result_2 = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    x86_size_e size = rec.getSize(&operands[0]);

    as.SUB(result, dst, src);
    as.SUB(result_2, result, cf);

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result_2);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.updateAuxiliarySbb(dst, src, result, cf);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR scratch = rec.scratch();
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        rec.zext(scratch, result, size);
        as.SLTU(scratch, scratch, cf);
        if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE && size != X86_SIZE_QWORD) {
            rec.zext(cf, src, size);
            as.SLTU(cf, dst, cf);
        } else {
            as.SLTU(cf, dst, src);
        }
        as.OR(cf, cf, scratch);
        rec.popScratch();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.updateOverflowSub(dst, src, result_2, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result_2, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result_2, size);
    }

    rec.setGPR(&operands[0], result_2);
}

FAST_HANDLE(ADC) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR result_2 = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    x86_size_e size = rec.getSize(&operands[0]);

    as.ADD(result, dst, src);
    as.ADD(result_2, result, cf);

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result_2);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.updateAuxiliaryAdc(dst, result, cf, result_2);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        rec.updateCarryAdc(dst, result, result_2, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.updateOverflowAdd(dst, src, result_2, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result_2, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result_2, size);
    }

    rec.setGPR(&operands[0], result_2);
}

FAST_HANDLE(CMP) {
    if (g_config.opcode_fusing && !g_config.single_step && !g_config.paranoid) {
        if (AttemptCmpFusing(rec, rip, as, instruction, operands)) {
            return;
        }
    }

    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf || needs_af;
    if (!needs_any_flag) {
        // Same as TEST, don't warn here
        return;
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);

    as.SUB(result, dst, src);

    x86_size_e size = rec.getSize(&operands[0]);

    SetCmpFlags(rip, rec, as, dst, src, result, size, operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE && size != X86_SIZE_QWORD);
}

FAST_HANDLE(OR_reg) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src;
    bool is_immediate = false;
    u64 immediate_zext = 0;
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        src = rec.getGPR(&operands[1]);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        is_immediate = true;
        immediate_zext = rec.zextImmediate(rec.getImmediate(&operands[1]), operands[0].size);
    } else {
        UNREACHABLE();
    }

    switch (operands[0].size) {
    case 8: {
        if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            src = rec.getGPR(&operands[1]);
        }
        if (rec.getSize(&operands[0]) == X86_SIZE_BYTE_HIGH) {
            if (!is_immediate) {
                as.SLLI(src, src, 8);
            } else {
                immediate_zext <<= 8;
            }
        }
        if (is_immediate) {
            rec.ori(dst, dst, immediate_zext);
        } else {
            as.OR(dst, dst, src);
        }
        break;
    }
    case 16: {
        if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            src = rec.getGPR(&operands[1]);
        }
        if (is_immediate) {
            rec.ori(dst, dst, immediate_zext);
        } else {
            as.OR(dst, dst, src);
        }
        break;
    }
    case 32: {
        if (is_immediate) {
            // We prefer sign extending here because eg. ori with 0xFFFF'FFFF, it's okay
            // for trash to be in upper bits since it gets zero extended right after.
            // This is not the case with 8/16 bits since we need to preserve the upper bits.
            immediate_zext = rec.sextImmediate(rec.getImmediate(&operands[1]), operands[0].size);
            biscuit::GPR temp = rec.scratch();
            rec.ori(temp, dst, immediate_zext);
            rec.zext(dst, temp, X86_SIZE_DWORD);
        } else {
            as.OR(dst, dst, src);
            rec.zext(dst, dst, X86_SIZE_DWORD);
        }
        break;
    }
    case 64: {
        if (is_immediate) {
            rec.ori(dst, dst, immediate_zext);
        } else {
            as.OR(dst, dst, src);
        }
        break;
    }
    }

    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    if (needs_cf) {
        rec.clearFlag(X86_REF_CF);
    }

    biscuit::GPR result = dst;
    if (size == X86_SIZE_BYTE_HIGH) {
        result = rec.scratch();
        as.SRLI(result, dst, 8);
    }

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_zf) {
        if (size == X86_SIZE_DWORD) {
            rec.updateZero(result, X86_SIZE_QWORD); // don't zero extend, it's already zero extended
        } else {
            rec.updateZero(result, size);
        }
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_of) {
        rec.clearFlag(X86_REF_OF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.clearFlag(X86_REF_AF);
    }
}

FAST_HANDLE(OR_mem) {
    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf;
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    biscuit::GPR dst = rec.scratch();
    biscuit::GPR result = rec.scratch();
    if (needs_atomic) {
        biscuit::GPR src = rec.getGPR(&operands[1]);
        biscuit::GPR address = rec.lea(&operands[0]);
        switch (operands[0].size) {
        case 8: {
            if (Extensions::Zabha) {
                as.AMOOR_B(Ordering::AQRL, dst, src, address);
                rec.zext(dst, dst, X86_SIZE_BYTE);
            } else {
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR shifted_address = rec.scratch();
                biscuit::GPR shifted_src = rec.scratch();

                as.ANDI(masked_address, address, -4);
                as.SLLI(shifted_address, address, 3);
                as.SLLW(shifted_src, src, shifted_address);
                as.AMOOR_W(Ordering::AQRL, dst, shifted_src, masked_address);
                as.SRLW(dst, dst, shifted_address);
                rec.zext(dst, dst, X86_SIZE_BYTE);

                rec.popScratch();
                rec.popScratch();
                rec.popScratch();
            }
            rec.setLockHandled();
            break;
        }
        case 16: {
            if (Extensions::Zabha) {
                as.AMOOR_H(Ordering::AQRL, dst, src, address);
                rec.zext(dst, dst, X86_SIZE_WORD);
            } else {
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR shifted_address = rec.scratch();
                biscuit::GPR shifted_src = rec.scratch();

                as.ANDI(masked_address, address, -4);
                as.SLLI(shifted_address, address, 3);
                as.SLLW(shifted_src, src, shifted_address);
                as.AMOOR_W(Ordering::AQRL, dst, shifted_src, masked_address);
                as.SRLW(dst, dst, shifted_address);
                rec.zext(dst, dst, X86_SIZE_WORD);

                rec.popScratch();
                rec.popScratch();
                rec.popScratch();
            }
            rec.setLockHandled();
            break;
        }
        case 32: {
            as.AMOOR_W(Ordering::AQRL, dst, src, address);
            // TODO: probably remove this and other zexts in OR, as dst value doesn't matter in flag calculation and result gets sign extended
            rec.zext(dst, dst, X86_SIZE_DWORD);
            rec.setLockHandled();
            break;
        }
        case 64: {
            as.AMOOR_D(Ordering::AQRL, dst, src, address);
            rec.setLockHandled();
            break;
        }
        }

        if (needs_any_flag) {
            as.OR(result, dst, src);
        }
    } else {
        biscuit::GPR address = rec.lea(&operands[0], false);
        rec.readMemory(dst, address, 0, rec.getSize(&operands[0]));
        if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
            rec.ori(result, dst, rec.getImmediate(&operands[1]));
        } else if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
            if (rec.getSize(&operands[1]) == X86_SIZE_BYTE_HIGH) {
                biscuit::GPR temp = rec.scratch();
                as.SRLI(temp, src, 8);
                src = temp;
            }
            as.OR(result, src, dst);
        } else {
            UNREACHABLE();
        }
        rec.writeMemory(result, address, 0, rec.getSize(&operands[0]));
    }

    x86_size_e size = rec.getSize(&operands[0]);
    if (needs_cf) {
        rec.clearFlag(X86_REF_CF);
    }

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_zf) {
        rec.updateZero(result, size);
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_of) {
        rec.clearFlag(X86_REF_OF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.clearFlag(X86_REF_AF);
    }
}

FAST_HANDLE(OR) {
    bool dst_reg = operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER;
    bool dst_mem = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY;
    if (dst_reg) {
        return fast_OR_reg(rec, rip, as, instruction, operands);
    } else if (dst_mem) {
        return fast_OR_mem(rec, rip, as, instruction, operands);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(XOR) {
    x86_size_e size = rec.getSize(&operands[0]);

    // Optimize this common case since xor is used to zero out a register frequently
    if ((size == X86_SIZE_DWORD || size == X86_SIZE_QWORD) && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER &&
        operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].reg.value == operands[1].reg.value) {
        rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, x0);

        if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
            rec.clearFlag(X86_REF_CF);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
            biscuit::GPR pf = rec.scratch();
            as.LI(pf, 1);
            as.SB(pf, offsetof(ThreadState, pf), rec.threadStatePointer());
            rec.popScratch();
        }

        if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
            rec.setFlag(X86_REF_ZF);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
            biscuit::GPR sf = rec.flag(X86_REF_SF);
            as.MV(sf, x0);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
            rec.clearFlag(X86_REF_OF);
        }
        return;
    }

    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf;
    bool dst_reg = operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER;
    if (g_config.noflag_opts && !needs_any_flag && dst_reg) {
        // We can do it faster if we don't need to calculate flags
        return OP_noflags_destreg(rec, rip, as, instruction, operands, &Assembler::XOR, &Assembler::XOR);
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst;
    biscuit::GPR src = rec.getGPR(&operands[1]);

    bool writeback = true;
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    bool too_small_for_atomic = operands[0].size == 8 || operands[0].size == 16;
    if (needs_atomic && !too_small_for_atomic) {
        dst = rec.scratch();
        biscuit::GPR address = rec.lea(&operands[0]);
        if (size == X86_SIZE_DWORD) {
            as.AMOXOR_W(Ordering::AQRL, dst, src, address);
            rec.setLockHandled();
        } else if (size == X86_SIZE_QWORD) {
            as.AMOXOR_D(Ordering::AQRL, dst, src, address);
            rec.setLockHandled();
        } else {
            UNREACHABLE();
        }

        if (needs_any_flag || !g_config.noflag_opts) {
            as.XOR(result, dst, src);
        }

        writeback = false;
    } else {
        if (needs_atomic) {
            WARN("Atomic XOR with 8 or 16 bit operands encountered");
        }

        dst = rec.getGPR(&operands[0]);
        as.XOR(result, dst, src);
    }

    if (needs_cf) {
        rec.clearFlag(X86_REF_CF);
    }

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_zf) {
        rec.updateZero(result, size);
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_of) {
        rec.clearFlag(X86_REF_OF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.clearFlag(X86_REF_AF);
    }

    if (writeback) {
        rec.setGPR(&operands[0], result);
    }
}

FAST_HANDLE(AND) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst;

    bool writeback = true;
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    if (needs_atomic) {
        biscuit::GPR address = rec.lea(&operands[0]);
        dst = rec.scratch();
        switch (operands[0].size) {
        case 8: {
            if (Extensions::Zabha) {
                as.AMOAND_B(Ordering::AQRL, dst, src, address);
                rec.zext(dst, dst, X86_SIZE_BYTE);
            } else {
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR shifted_address = rec.scratch();
                biscuit::GPR shifted_src = rec.scratch();
                as.ANDI(masked_address, address, -4);
                as.SLLI(shifted_address, address, 3);
                // Prepare a mask of 1's in dst to not modify other bytes
                as.LI(dst, 0xFF);
                as.SLLW(dst, dst, shifted_address);
                as.NOT(dst, dst);
                as.SLLW(shifted_src, src, shifted_address);
                as.OR(shifted_src, shifted_src, dst);
                as.AMOAND_W(Ordering::AQRL, dst, shifted_src, masked_address);
                as.SRLW(dst, dst, shifted_address);
                rec.zext(dst, dst, X86_SIZE_BYTE);

                rec.popScratch();
                rec.popScratch();
                rec.popScratch();
            }
            rec.setLockHandled();
            break;
        }
        case 16: {
            if (Extensions::Zabha) {
                as.AMOAND_H(Ordering::AQRL, dst, src, address);
                rec.zext(dst, dst, X86_SIZE_WORD);
            } else {
                biscuit::Label good_alignment, end;
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR shifted_address = rec.scratch();
                biscuit::GPR shifted_src = rec.scratch();

                as.ANDI(masked_address, address, 0b11);
                as.LI(dst, 0b11);
                as.BNE(masked_address, dst, &good_alignment);

                as.ADDI(masked_address, rec.threadStatePointer(), offsetof(ThreadState, unaligned_atomics_counter));
                as.LI(dst, 1);
                as.AMOADD_D(Ordering::AQRL, x0, dst, masked_address);
                as.FENCETSO();
                as.LHU(dst, 0, address);
                as.AND(shifted_src, dst, src);
                as.SH(shifted_src, 0, address);
                as.FENCETSO();
                as.J(&end);

                as.Bind(&good_alignment);
                as.ANDI(masked_address, address, -4);
                as.SLLI(shifted_address, address, 3);
                // Prepare a mask of 1's in dst to not modify other bytes
                as.LI(dst, 0xFFFF);
                as.SLLW(dst, dst, shifted_address);
                as.NOT(dst, dst);
                as.SLLW(shifted_src, src, shifted_address);
                as.OR(shifted_src, shifted_src, dst);
                as.AMOAND_W(Ordering::AQRL, dst, shifted_src, masked_address);
                as.SRLW(dst, dst, shifted_address);
                rec.zext(dst, dst, X86_SIZE_WORD);

                rec.popScratch();
                rec.popScratch();
                rec.popScratch();

                as.Bind(&end);
            }
            rec.setLockHandled();
            break;
        }
        case 32: {
            as.AMOAND_W(Ordering::AQRL, dst, src, address);
            // src is zexted so AND will remove upper bits for flag calc
            rec.setLockHandled();
            break;
        }
        case 64: {
            as.AMOAND_D(Ordering::AQRL, dst, src, address);
            rec.setLockHandled();
            break;
        }
        default: {
            UNREACHABLE();
        }
        }

        // TODO: noflags opt
        as.AND(result, dst, src);
        writeback = false;
    } else {
        dst = rec.getGPR(&operands[0]);
        as.AND(result, dst, src);
    }

    x86_size_e size = rec.getSize(&operands[0]);
    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        rec.clearFlag(X86_REF_CF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }

    // Technically undefined, but some software relies on them being AF==0
    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.clearFlag(X86_REF_AF);
    }

    if (writeback) {
        rec.setGPR(&operands[0], result);
    }
}

FAST_HANDLE(HLT) {
    rec.setExitReason(ExitReason::EXIT_REASON_HLT);
    rec.writebackState();
    as.MV(a0, sp);
    rec.callPointer(offsetof(ThreadState, felix86_exit_dispatcher));
    rec.stopCompiling();
}

FAST_HANDLE(UD2) {
    WARN_ONCE("UD2 instruction being compiled?");

    // UD2 will trigger SIGILL, so we need to do the same
    // 8 bytes total to satisfy the linking code that asserts we have at least 2 instructions per block
    as.C_UNDEF();
    as.C_UNDEF();
    as.C_UNDEF();
    as.C_UNDEF();
    rec.stopCompiling();
}

FAST_HANDLE(CALL) {
    rec.pushCalltrace();

    switch (operands[0].type) {
    case ZYDIS_OPERAND_TYPE_REGISTER:
    case ZYDIS_OPERAND_TYPE_MEMORY: {
        biscuit::GPR src = rec.getGPR(&operands[0]);
        biscuit::GPR ripreg = rec.allocatedGPR(X86_REF_RIP);
        // Don't need to zero extend here as it's loaded as a DWORD
        as.MV(ripreg, src);
        biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
        as.ADDI(rsp, rsp, -rec.stackPointerSize());
        rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);

        biscuit::GPR scratch = rec.scratch();
        u64 return_address = rip + instruction.length;
        as.LI(scratch, return_address);
        rec.writeMemory(scratch, rsp, 0, rec.stackWidth());
        rec.backToDispatcher();
        rec.stopCompiling();
        break;
    }
    case ZYDIS_OPERAND_TYPE_IMMEDIATE: {
        u64 displacement = rec.sextImmediate(rec.getImmediate(&operands[0]), operands[0].imm.size);
        u64 return_address_offset = (rip - rec.getCurrentMetadata().guest_address) + instruction.length;

        biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
        as.ADDI(rsp, rsp, -rec.stackPointerSize());
        rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);

        biscuit::GPR ripreg = rec.allocatedGPR(X86_REF_RIP);
        rec.addi(ripreg, ripreg, return_address_offset);
        rec.writeMemory(ripreg, rsp, 0, rec.stackWidth());
        rec.addi(ripreg, ripreg, displacement);
        u64 address = rip + instruction.length + displacement;
        if (g_mode32) {
            rec.zext(ripreg, ripreg, X86_SIZE_DWORD);
            address = (u32)address;
        }
        u8* here = as.GetCursorPointer();
        as.AUIPC(t5, 0); // <- must be before link point, see invalidate_caller_thunk
        rec.jumpAndLink(address);
        if (!rec.isRelocatable()) {
            ASSERT(as.GetCursorPointer() == here + 12);
        }
        rec.stopCompiling();
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }
}

FAST_HANDLE(RET) {
    rec.popCalltrace();

    biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
    biscuit::GPR scratch = rec.scratch();
    rec.readMemory(scratch, rsp, 0, rec.stackWidth());

    u64 imm = rec.stackPointerSize();
    if (operands[0].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        imm += rec.getImmediate(&operands[0]);
    }

    rec.addi(rsp, rsp, imm);

    rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);

    biscuit::GPR ripreg = rec.allocatedGPR(X86_REF_RIP);
    // Don't need to zero extend here as it's loaded as a DWORD
    as.MV(ripreg, scratch);
    rec.backToDispatcher();
    rec.stopCompiling();
}

FAST_HANDLE(IRETD) {
    ASSERT(g_mode32);
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_iret));
    rec.restoreState();
    rec.backToDispatcher();
    rec.stopCompiling();
}

FAST_HANDLE(IRETQ) {
    ASSERT(!g_mode32);
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_iret));
    rec.restoreState();
    rec.backToDispatcher();
    rec.stopCompiling();
}

FAST_HANDLE(PUSH) {
    biscuit::GPR src;
    if (is_segment(operands[0])) {
        biscuit::GPR seg = rec.scratch();
        int offset = 0;
        switch (operands[0].reg.value) {
        case ZYDIS_REGISTER_CS: {
            offset = offsetof(ThreadState, cs);
            break;
        }
        case ZYDIS_REGISTER_DS: {
            offset = offsetof(ThreadState, ds);
            break;
        }
        case ZYDIS_REGISTER_SS: {
            offset = offsetof(ThreadState, ss);
            break;
        }
        case ZYDIS_REGISTER_ES: {
            offset = offsetof(ThreadState, es);
            break;
        }
        case ZYDIS_REGISTER_FS: {
            offset = offsetof(ThreadState, fs);
            break;
        }
        case ZYDIS_REGISTER_GS: {
            offset = offsetof(ThreadState, gs);
            break;
        }
        default: {
            UNREACHABLE();
            break;
        }
        }
        as.LHU(seg, offset, rec.threadStatePointer());
        src = seg;
    } else {
        src = rec.getGPR(&operands[0]);
    }

    biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
    int imm = -size_to_bytes(instruction.operand_width);
    rec.writeMemory(src, rsp, imm, rec.zydisToSize(instruction.operand_width));

    as.ADDI(rsp, rsp, imm);
    rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);
}

FAST_HANDLE(POP) {
    if (is_segment(operands[0])) {
        ASSERT_MSG(g_mode32, "Popping segment not in 32-bit mode?");
        biscuit::GPR src = rec.scratch();
        biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
        int imm = size_to_bytes(instruction.operand_width);
        rec.readMemory(src, rsp, 0, X86_SIZE_WORD);
        rec.writebackState();
        as.MV(a0, rec.threadStatePointer());
        as.MV(a1, src);
        as.LI(a2, operands[0].reg.value);
        rec.callPointer(offsetof(ThreadState, felix86_set_segment));
        rec.restoreState();
        as.ADDI(rsp, rsp, imm);
        rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);
    } else {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
        int imm = size_to_bytes(instruction.operand_width);
        if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && rec.zydisToRef(operands[0].reg.value) == X86_REF_RSP) {
            // pop rsp special case
            rec.readMemory(result, rsp, 0, rec.zydisToSize(instruction.operand_width));
            rec.setGPR(&operands[0], result);
        } else {
            if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].size >= 32) {
                // load without zero extending or moving
                biscuit::GPR reg = rec.getGPR(&operands[0], X86_SIZE_QWORD);
                rec.readMemory(reg, rsp, 0, rec.zydisToSize(instruction.operand_width));
                rec.setGPR(operands[0].reg.value, X86_SIZE_QWORD, reg);
                as.ADDI(rsp, rsp, imm);
                rec.setGPR(X86_REF_RSP, X86_SIZE_QWORD, rsp);
            } else {
                rec.readMemory(result, rsp, 0, rec.zydisToSize(instruction.operand_width));
                as.ADDI(rsp, rsp, imm);
                rec.setGPR(X86_REF_RSP, X86_SIZE_QWORD, rsp);
                rec.setGPR(&operands[0], result);
            }
        }
    }
}

FAST_HANDLE(AAA) {
    biscuit::Label true_label, end;
    biscuit::GPR temp_al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
    biscuit::GPR af = rec.flag(X86_REF_AF);
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR cond = rec.scratch();
    as.ANDI(temp_al, temp_al, 0xF);
    as.LI(temp, 9);
    as.SGT(cond, temp_al, temp);
    as.OR(cond, cond, af);
    as.BNEZ(cond, &true_label);
    rec.popScratch();
    rec.popScratch();

    rec.clearFlag(X86_REF_CF);
    rec.clearFlag(X86_REF_AF);
    as.J(&end);

    as.Bind(&true_label);
    rec.setFlag(X86_REF_CF);
    rec.setFlag(X86_REF_AF);
    biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);
    as.ADDI(ax, ax, 0x106);
    rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, ax);

    as.Bind(&end);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    as.ANDI(rax, rax, 0xFFFF'FF0F);
    rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, rax);
}

FAST_HANDLE(AAD) {
    ASSERT(g_mode32);
    biscuit::GPR temp_al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
    biscuit::GPR temp_ah = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH);
    biscuit::GPR imm = rec.getGPR(&operands[0]);
    as.MUL(temp_ah, temp_ah, imm);
    as.ADD(temp_al, temp_al, temp_ah);
    as.ANDI(temp_al, temp_al, 0xFF);
    rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, temp_al);
}

FAST_HANDLE(AAM) {
    // TODO: optimize the div by constant to mul by recip+shift
    ASSERT(g_mode32);
    biscuit::GPR al = rec.scratch();
    biscuit::GPR ah = rec.scratch();
    biscuit::GPR temp_al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
    biscuit::GPR imm = rec.getGPR(&operands[0]);
    as.DIVUW(ah, temp_al, imm);
    as.REMUW(al, temp_al, imm);
    rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE, al);
    rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH, ah);
}

FAST_HANDLE(AAS) {
    ASSERT(g_mode32);
    biscuit::Label true_label, end;
    biscuit::GPR temp_al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
    biscuit::GPR af = rec.flag(X86_REF_AF);
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR cond = rec.scratch();
    as.ANDI(temp_al, temp_al, 0xF);
    as.LI(temp, 9);
    as.SGT(cond, temp_al, temp);
    as.OR(cond, cond, af);
    as.BNEZ(cond, &true_label);
    rec.popScratch();
    rec.popScratch();

    rec.clearFlag(X86_REF_CF);
    rec.clearFlag(X86_REF_AF);
    as.J(&end);

    as.Bind(&true_label);
    rec.setFlag(X86_REF_CF);
    rec.setFlag(X86_REF_AF);
    biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);
    as.ADDI(ax, ax, -6);
    rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, ax);
    biscuit::GPR ah = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH);
    as.ADDI(ah, ah, -1);
    rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH, ah);

    as.Bind(&end);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    as.ANDI(rax, rax, 0xFFFF'FF0F);
    rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, rax);
}

FAST_HANDLE(NOP) {}

FAST_HANDLE(ENDBR32) {}

FAST_HANDLE(ENDBR64) {}

FAST_HANDLE(RDSSPD) {}

FAST_HANDLE(RDSSPQ) {}

FAST_HANDLE(RSTORSSP) {}

FAST_HANDLE(SAVEPREVSSP) {}

FAST_HANDLE(PREFETCHT0) {}

FAST_HANDLE(PREFETCHT1) {}

FAST_HANDLE(PREFETCHT2) {}

FAST_HANDLE(PREFETCHNTA) {}

FAST_HANDLE(PREFETCHW) {}

FAST_HANDLE(PREFETCHWT1) {}

FAST_HANDLE(FNCLEX) {
    biscuit::GPR sw = rec.scratch();
    as.LHU(sw, offsetof(ThreadState, fpu_sw), Recompiler::threadStatePointer());
    as.ANDI(sw, sw, ~0xFF);
    as.BCLRI(sw, sw, 15);
    as.SH(sw, offsetof(ThreadState, fpu_sw), Recompiler::threadStatePointer());
}

FAST_HANDLE(SHL_imm) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    u8 shift = rec.getImmediate(&operands[1]);
    shift &= instruction.operand_width == 64 ? 0x3F : 0x1F;

    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF) && shift == 1;
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf;
    if (!needs_any_flag && operands[0].size == 64 && g_config.noflag_opts) {
        result = dst; // shift the allocated register directly
    }

    if (shift != 0) {
        as.SLLI(result, dst, shift);

        if (needs_pf) {
            rec.updateParity(result);
        }

        if (needs_zf) {
            rec.updateZero(result, size);
        }

        if (needs_sf) {
            rec.updateSign(result, size);
        }

        if (needs_cf) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            u8 shift_right = rec.getBitSize(size) - shift;
            shift_right &= 0x3F;
            as.SRLI(cf, dst, shift_right);
            as.ANDI(cf, cf, 1);
        }

        if (needs_of) {
            biscuit::GPR of = rec.flag(X86_REF_OF);
            u8 shift_right = rec.getBitSize(size) - 1;
            as.SRLI(of, dst, shift_right);
            as.ANDI(of, of, 1);
            as.XOR(of, of, rec.flag(X86_REF_CF));
        }

        rec.setGPR(&operands[0], result);
    } else if (operands[0].size == 32 && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        // Set it without zero extending again
        rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, dst);
    } else {
        return; // don't do nothing
    }
}

FAST_HANDLE(SHR_imm) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    u8 shift = rec.getImmediate(&operands[1]);
    shift &= instruction.operand_width == 64 ? 0x3F : 0x1F;

    if (shift != 0) {
        as.SRLI(result, dst, shift);

        if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
            rec.updateParity(result);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
            rec.updateZero(result, size);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
            rec.updateSign(result, size);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            u8 shift_right = shift - 1;
            as.SRLI(cf, dst, shift_right);
            as.ANDI(cf, cf, 1);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_OF) && shift == 1) {
            biscuit::GPR of = rec.flag(X86_REF_OF);
            as.SRLI(of, dst, rec.getBitSize(size) - 1);
            as.ANDI(of, of, 1);
        }

        rec.setGPR(&operands[0], result);
    } else if (operands[0].size == 32 && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        // Set it without zero extending again
        rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, dst);
    } else {
        return; // don't do nothing
    }
}

FAST_HANDLE(SAR_imm) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    u8 shift = rec.getImmediate(&operands[1]);
    shift &= instruction.operand_width == 64 ? 0x3F : 0x1F;

    if (shift != 0) {
        switch (size) {
        case X86_SIZE_BYTE:
        case X86_SIZE_BYTE_HIGH: {
            as.SLLI(result, dst, 56);
            if (shift + 56 < 64) {
                as.SRAI(result, result, 56 + shift);
            } else {
                as.SRAI(result, result, 63);
            }
            break;
        }
        case X86_SIZE_WORD: {
            as.SLLI(result, dst, 48);
            if (shift + 48 < 64) {
                as.SRAI(result, result, 48 + shift);
            } else {
                as.SRAI(result, result, 63);
            }
            break;
        }
        case X86_SIZE_DWORD: {
            as.SRAIW(result, dst, shift);
            break;
        }
        case X86_SIZE_QWORD: {
            as.SRAI(result, dst, shift);
            break;
        }
        default: {
            UNREACHABLE();
            break;
        }
        }

        if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
            rec.updateParity(result);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
            rec.updateZero(result, size);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
            rec.updateSign(result, size);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            as.SRLI(cf, dst, shift - 1);
            as.ANDI(cf, cf, 1);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
            biscuit::GPR of = rec.flag(X86_REF_OF);
            as.MV(of, x0);
        }

        rec.setGPR(&operands[0], result);
    } else if (operands[0].size == 32 && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        // Set it without zero extending again
        rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, dst);
    } else {
        return; // don't do nothing
    }
}

FAST_HANDLE(SHL) {
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        return fast_SHL_imm(rec, rip, as, instruction, operands);
    }

    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf;

    if (g_config.noflag_opts && !needs_any_flag) {
        return SHIFT_noflags(rec, rip, as, instruction, operands, &Assembler::SLL, &Assembler::SLLW);
    }

    biscuit::GPR result = rec.scratch();
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR count = rec.scratch();

    if (instruction.operand_width == 64) {
        as.ANDI(count, src, 0x3F);
    } else {
        as.ANDI(count, src, 0x1F);
    }

    Label zero_source;

    as.SLL(result, dst, count);

    as.BEQZ(count, &zero_source);

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_zf) {
        rec.updateZero(result, size);
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_cf) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.LI(cf, rec.getBitSize(size));
        as.SUB(cf, cf, count);
        as.SRL(cf, dst, cf);
        as.ANDI(cf, cf, 1);
    }

    if (needs_of) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.SRLI(of, result, rec.getBitSize(size) - 1);
        as.ANDI(of, of, 1);
        as.XOR(of, of, rec.flag(X86_REF_CF));
    }

    as.Bind(&zero_source);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(SHR) {
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        return fast_SHR_imm(rec, rip, as, instruction, operands);
    }

    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_cf || needs_of || needs_pf || needs_sf || needs_zf;

    if (g_config.noflag_opts && !needs_any_flag) {
        return SHIFT_noflags(rec, rip, as, instruction, operands, &Assembler::SRL, &Assembler::SRLW);
    }

    biscuit::GPR result = rec.scratch();
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR count = rec.scratch();

    if (instruction.operand_width == 64) {
        as.ANDI(count, src, 0x3F);
    } else {
        as.ANDI(count, src, 0x1F);
    }

    Label zero_source;

    as.SRL(result, dst, count);

    as.BEQZ(count, &zero_source);

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_zf) {
        rec.updateZero(result, size);
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_cf) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.ADDI(cf, count, -1);
        as.SRL(cf, dst, cf);
        as.ANDI(cf, cf, 1);
    }

    if (needs_of) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.SRLI(of, dst, rec.getBitSize(size) - 1);
        as.ANDI(of, of, 1);
    }

    as.Bind(&zero_source);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(SAR) {
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        return fast_SAR_imm(rec, rip, as, instruction, operands);
    }

    biscuit::GPR result = rec.scratch();
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR count = rec.scratch();

    if (instruction.operand_width == 64) {
        as.ANDI(count, src, 0x3F);
    } else {
        as.ANDI(count, src, 0x1F);
    }

    Label zero_source;

    switch (size) {
    case X86_SIZE_BYTE:
    case X86_SIZE_BYTE_HIGH: {
        as.SLLI(result, dst, 56);
        as.SRAI(result, result, 56);
        as.SRA(result, result, count);
        break;
    }
    case X86_SIZE_WORD: {
        as.SLLI(result, dst, 48);
        as.SRAI(result, result, 48);
        as.SRA(result, result, count);
        break;
    }
    case X86_SIZE_DWORD: {
        as.SRAW(result, dst, count);
        break;
    }
    case X86_SIZE_QWORD: {
        as.SRA(result, dst, count);
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    as.BEQZ(count, &zero_source);

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.ADDI(cf, count, -1);
        as.SRL(cf, dst, cf);
        as.ANDI(cf, cf, 1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.MV(of, x0);
    }

    as.Bind(&zero_source);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(MOVQ) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        ASSERT(operands[0].size == 64);
        biscuit::GPR dst = rec.scratch();
        biscuit::Vec src = rec.getVec(&operands[1]);

        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(dst, src);

        rec.setGPR(&operands[0], dst);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        ASSERT(operands[1].size == 64);
        biscuit::GPR src = rec.getGPR(&operands[1]);
        biscuit::Vec dst = rec.getVec(&operands[0]);

        rec.setVectorState(SEW::E64, 2);
        as.VMV(v0, 0b10);

        // Zero upper 64-bit elements (this will be useful for when we get to AVX)
        as.VXOR(dst, dst, dst, VecMask::Yes);
        as.VMV_SX(dst, src);

        rec.setVec(&operands[0], dst);
        rec.v0Modified();
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER);

        if (rec.isGPR(operands[1].reg.value)) {
            biscuit::GPR src = rec.getGPR(&operands[1]);
            biscuit::Vec dst = rec.getVec(&operands[0]);

            rec.setVectorState(SEW::E64, 2);
            as.VMV(v0, 0b10);

            // Zero upper 64-bit elements (this will be useful for when we get to AVX)
            as.VXOR(dst, dst, dst, VecMask::Yes);
            as.VMV_SX(dst, src);

            rec.setVec(&operands[0], dst);
            rec.v0Modified();
        } else if (rec.isGPR(operands[0].reg.value)) {
            biscuit::GPR dst = rec.getGPR(&operands[0]);
            biscuit::Vec src = rec.getVec(&operands[1]);

            rec.setVectorState(SEW::E64, 2);
            as.VMV_XS(dst, src);

            rec.setGPR(&operands[0], dst);
        } else {
            biscuit::Vec result = rec.scratchVec();
            biscuit::Vec src = rec.getVec(&operands[1]);

            rec.setVectorState(SEW::E64, 2);
            as.VMV(v0, 0b01);
            as.VMV(result, 0);
            as.VOR(result, src, 0, VecMask::Yes);

            rec.setVec(&operands[0], result);
            rec.v0Modified();
        }
    }
}

FAST_HANDLE(MOVD) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        ASSERT(operands[0].size == 32);
        biscuit::GPR dst = rec.scratch();
        biscuit::Vec src = rec.getVec(&operands[1]);

        rec.setVectorState(SEW::E32, 1);
        as.VMV_XS(dst, src);

        rec.setGPR(&operands[0], dst);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        ASSERT(operands[1].size == 32);
        biscuit::GPR src = rec.getGPR(&operands[1]);
        biscuit::Vec dst = rec.getVec(&operands[0]);

        rec.setVectorState(SEW::E32, 4);
        as.VMV(v0, 0b1110);

        // Zero upper 32-bit elements (this will be useful for when we get to AVX)
        as.VXOR(dst, dst, dst, VecMask::Yes);
        as.VMV_SX(dst, src);

        rec.setVec(&operands[0], dst);
        rec.v0Modified();
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER);

        if (rec.isGPR(operands[1].reg.value)) {
            biscuit::GPR src = rec.getGPR(&operands[1]);
            biscuit::Vec dst = rec.getVec(&operands[0]);

            rec.setVectorState(SEW::E32, 4);
            as.VMV(v0, 0b1110);

            // Zero upper 32-bit elements (this will be useful for when we get to AVX)
            as.VXOR(dst, dst, dst, VecMask::Yes);
            as.VMV_SX(dst, src);

            rec.setVec(&operands[0], dst);
            rec.v0Modified();
        } else if (rec.isGPR(operands[0].reg.value)) {
            biscuit::GPR dst = rec.getGPR(&operands[0]);
            biscuit::Vec src = rec.getVec(&operands[1]);

            rec.setVectorState(SEW::E32, 4);
            as.VMV_XS(dst, src);

            rec.setGPR(&operands[0], dst);
        } else {
            biscuit::Vec result = rec.scratchVec();
            biscuit::Vec src = rec.getVec(&operands[1]);

            rec.setVectorState(SEW::E32, 4);
            as.VMV(v0, 0b01);
            as.VMV(result, 0);
            as.VOR(result, src, 0, VecMask::Yes);

            rec.setVec(&operands[0], result);
            rec.v0Modified();
        }
    }
}

FAST_HANDLE(JMP) {
    switch (operands[0].type) {
    case ZYDIS_OPERAND_TYPE_REGISTER:
    case ZYDIS_OPERAND_TYPE_MEMORY: {
        biscuit::GPR src = rec.getGPR(&operands[0]);
        biscuit::GPR ripreg = rec.allocatedGPR(X86_REF_RIP);
        // Don't need to zero extend here as it's loaded as a DWORD
        as.MV(ripreg, src);
        rec.backToDispatcher();
        rec.stopCompiling();
        break;
    }
    case ZYDIS_OPERAND_TYPE_IMMEDIATE: {
        u64 displacement = rec.sextImmediate(rec.getImmediate(&operands[0]), operands[0].imm.size);
        u64 address = rip + instruction.length + displacement;
        u64 offset = (rip - rec.getCurrentMetadata().guest_address) + instruction.length + displacement;
        biscuit::GPR ripreg = rec.allocatedGPR(X86_REF_RIP);
        rec.addi(ripreg, ripreg, offset);
        if (g_mode32) {
            rec.zext(ripreg, ripreg, X86_SIZE_DWORD);
            address = (u32)address;
        }
        u8* here = as.GetCursorPointer();
        as.AUIPC(t5, 0); // <- must be before link point, see invalidate_caller_thunk
        rec.jumpAndLink(address);
        if (!rec.isRelocatable()) {
            ASSERT(as.GetCursorPointer() == here + 12);
        }
        rec.stopCompiling();
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }
}

FAST_HANDLE(LEA) {
    // The LEA instruction doesn't take into account segment override, but our lea function does
    // So hack the segment away
    ASSERT(operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY);
    operands[1].mem.segment = ZYDIS_REGISTER_NONE;
    operands[1].attributes &= ~ZYDIS_ATTRIB_HAS_SEGMENT;
    int temp = instruction.address_width;
    bool lea_dont_zext = instruction.address_width == 32 && operands[0].size >= 32;
    if (lea_dont_zext) {
        // Don't let Recompiler::lea zero-extend so we zext+move here
        instruction.address_width = 64;
    }

    biscuit::GPR address = rec.lea(&operands[1]);
    instruction.address_width = temp;
    if (lea_dont_zext) {
        x86_ref_e ref = rec.zydisToRef(operands[0].reg.value);
        biscuit::GPR reg = rec.getGPR(ref, X86_SIZE_QWORD);
        as.ZEXTW(reg, address);
        rec.setGPR(ref, X86_SIZE_QWORD, reg);
    } else {
        rec.setGPR(&operands[0], address);
    }
}

FAST_HANDLE(RDFSBASE) {
    biscuit::GPR fs = rec.scratch();
    as.LD(fs, offsetof(ThreadState, fsbase), rec.threadStatePointer());
    rec.setGPR(&operands[0], fs);
}

FAST_HANDLE(RDGSBASE) {
    biscuit::GPR gs = rec.scratch();
    as.LD(gs, offsetof(ThreadState, gsbase), rec.threadStatePointer());
    rec.setGPR(&operands[0], gs);
}

FAST_HANDLE(DIV) {
    x86_size_e size = rec.getSize(&operands[0]);
    // we don't need to move src to scratch because the rdx and rax in all these cases are in scratches
    biscuit::GPR src = rec.getGPR(&operands[0]);

    switch (size) {
    case X86_SIZE_BYTE:
    case X86_SIZE_BYTE_HIGH: {
        biscuit::GPR mod = rec.scratch();
        biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);

        as.REMUW(mod, ax, src);
        as.DIVUW(ax, ax, src);

        rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE, ax); // TODO: word write
        rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH, mod);
        break;
    }
    case X86_SIZE_WORD: {
        biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);
        biscuit::GPR dx = rec.getGPR(X86_REF_RDX, X86_SIZE_WORD);
        as.SLLIW(dx, dx, 16);
        as.OR(dx, dx, ax);

        as.DIVUW(ax, dx, src);
        as.REMUW(dx, dx, src);

        rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, ax);
        rec.setGPR(X86_REF_RDX, X86_SIZE_WORD, dx);
        break;
    }
    case X86_SIZE_DWORD: {
        biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_DWORD);
        biscuit::GPR edx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        as.SLLI(edx, edx, 32);
        as.OR(edx, edx, eax);

        // This order is okay as RDX is modified last
        as.DIVU(eax, edx, src);
        as.REMU(edx, edx, src);

        rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, eax);
        rec.setGPR(X86_REF_RDX, X86_SIZE_DWORD, edx);
        break;
    }
    case X86_SIZE_QWORD: {
        // Most of the time the program doesn't actually want a 128-bit divide
        // and instead wants a 64-bit divide. If RDX is sign-extended from RAX then
        // we can use our RISC-V divide instruction rather than calling a function to emulate 128-bit div
        biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
        biscuit::GPR rdx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        biscuit::Label do_128bit, end;

        biscuit::GPR rax_sext = rec.scratch();
        as.SRAI(rax_sext, rax, 63);
        as.BNE(rax_sext, rdx, &do_128bit);
        rec.popScratch();

        // We need a slow 128-bit divide...

        biscuit::GPR mod = rec.scratch();
        biscuit::GPR div = rec.scratch();

        as.DIVU(div, rax, src);
        as.REMU(mod, rax, src);

        rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, div);
        rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, mod);

        rec.popScratch();
        rec.popScratch();

        as.J(&end);

        as.Bind(&do_128bit);
        rec.writebackState();
        as.MV(a1, src);
        as.MV(a0, rec.threadStatePointer());
        rec.callPointer(offsetof(ThreadState, felix86_divu128));
        rec.restoreState();

        as.Bind(&end);
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }
}

FAST_HANDLE(IDIV) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[0]);

    switch (size) {
    case X86_SIZE_BYTE:
    case X86_SIZE_BYTE_HIGH: {
        biscuit::GPR mod = rec.scratch();
        biscuit::GPR divisor = rec.scratch();
        biscuit::GPR ax_sext = rec.scratch();
        biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);

        rec.sexth(ax_sext, ax);
        rec.sextb(divisor, src);

        as.REMW(mod, ax_sext, divisor);
        as.DIVW(ax, ax_sext, divisor);

        rec.popScratch();

        rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE, ax);
        rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH, mod);
        break;
    }
    case X86_SIZE_WORD: {
        biscuit::GPR src_sext = rec.scratch();
        biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);
        biscuit::GPR dx = rec.getGPR(X86_REF_RDX, X86_SIZE_WORD);
        as.SLLIW(dx, dx, 16);
        as.OR(dx, dx, ax);

        rec.sexth(src_sext, src);

        as.DIVW(ax, dx, src_sext);
        as.REMW(dx, dx, src_sext);

        rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, ax);
        rec.setGPR(X86_REF_RDX, X86_SIZE_WORD, dx);
        break;
    }
    case X86_SIZE_DWORD: {
        biscuit::GPR src_sext = rec.scratch();
        biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_DWORD);
        biscuit::GPR edx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        as.SLLI(edx, edx, 32);
        as.OR(edx, edx, eax);

        as.ADDIW(src_sext, src, 0);

        as.DIV(eax, edx, src_sext);
        as.REM(edx, edx, src_sext);

        rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, eax);
        rec.setGPR(X86_REF_RDX, X86_SIZE_DWORD, edx);
        break;
    }
    case X86_SIZE_QWORD: {
        // Most of the time the program doesn't actually want a 128-bit divide
        // and instead wants a 64-bit divide. If RDX is sign-extended from RAX then
        // we can use our RISC-V divide instruction rather than calling a function to emulate 128-bit div
        biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
        biscuit::GPR rdx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        biscuit::Label do_128bit, end;

        biscuit::GPR rax_sext = rec.scratch();
        as.SRAI(rax_sext, rax, 63);
        as.BNE(rax_sext, rdx, &do_128bit);
        rec.popScratch();

        // We need a slow 128-bit divide...

        biscuit::GPR mod = rec.scratch();
        biscuit::GPR div = rec.scratch();

        as.DIV(div, rax, src);
        as.REM(mod, rax, src);

        rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, div);
        rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, mod);

        rec.popScratch();
        rec.popScratch();

        as.J(&end);

        as.Bind(&do_128bit);
        rec.writebackState();
        as.MV(a1, src);
        as.MV(a0, rec.threadStatePointer());
        rec.callPointer(offsetof(ThreadState, felix86_div128));
        rec.restoreState();

        as.Bind(&end);
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }
}

FAST_HANDLE(TEST) {
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_pf || needs_sf || needs_zf || needs_cf || needs_of;
    if (!needs_any_flag) {
        // Weirdly enough some x86 programs run test al, al and use no flags and overwrite them right after
        // Unsure if this is some sort of special nop or something, but in any case we don't warn about this
        return;
    }

    biscuit::GPR result = rec.scratch();

    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);

    as.AND(result, dst, src);

    x86_size_e size = rec.getSize(&operands[0]);

    if (needs_cf) {
        rec.clearFlag(X86_REF_CF);
    }

    if (needs_pf) {
        rec.updateParity(result);
    }

    if (needs_zf) {
        rec.updateZero(result, size);
    }

    if (needs_sf) {
        rec.updateSign(result, size);
    }

    if (needs_of) {
        rec.clearFlag(X86_REF_OF);
    }
}

FAST_HANDLE(INC) {
    x86_size_e size = rec.getSize(&operands[0]);
    bool needs_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_of || needs_pf || needs_sf || needs_zf || needs_af;
    if (!needs_any_flag && g_config.noflag_opts && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        if (size == X86_SIZE_BYTE) {
            // We can do 4 instructions rather than 5 that OP_noflags_destreg_srcimm does
            biscuit::GPR temp1 = rec.scratch();
            biscuit::GPR temp2 = rec.scratch();
            biscuit::GPR temp3 = rec.scratch();
            biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
            as.ADDI(temp1, dst, 1);
            as.ANDI(temp2, temp1, 0xFF);
            as.ANDI(temp3, dst, ~0xFF);
            as.OR(dst, temp3, temp2);
        } else {
            OP_noflags_destreg_srcimm(rec, rip, as, instruction, operands, &Assembler::ADDI, &Assembler::ADDIW, &Assembler::ADD, 1);
        }
        return;
    }

    biscuit::GPR dst;
    biscuit::GPR res = rec.scratch();

    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    bool too_small_for_atomic = operands[0].size == 8 || operands[0].size == 16;
    bool writeback = true;
    if (needs_atomic && !too_small_for_atomic) {
        biscuit::GPR address = rec.lea(&operands[0]);
        biscuit::GPR one = rec.scratch();
        dst = rec.scratch();
        as.LI(one, 1);
        if (operands[0].size == 32) {
            as.AMOADD_W(Ordering::AQRL, dst, one, address);
            rec.zext(dst, dst, X86_SIZE_DWORD);
            rec.setLockHandled();
        } else if (operands[0].size == 64) {
            as.AMOADD_D(Ordering::AQRL, dst, one, address);
            rec.setLockHandled();
        } else {
            UNREACHABLE();
        }
        as.ADDI(res, dst, 1); // Do the operation in the register as well to calculate the flags
        writeback = false;
    } else {
        if (needs_atomic) {
            WARN("Atomic INC with 8 or 16 bit operands encountered");
        }

        dst = rec.getGPR(&operands[0]);
        as.ADDI(res, dst, 1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.updateAuxiliaryAdd(dst, res);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR one = rec.scratch();
        as.LI(one, 1);
        rec.updateOverflowAdd(dst, one, res, size);
        rec.popScratch();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(res);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(res, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(res, size);
    }

    if (writeback) {
        rec.setGPR(&operands[0], res);
    }
}

FAST_HANDLE(DEC) {
    x86_size_e size = rec.getSize(&operands[0]);
    bool needs_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_any_flag = needs_of || needs_pf || needs_sf || needs_zf || needs_af;
    if (!needs_any_flag && g_config.noflag_opts && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        if (size == X86_SIZE_BYTE) {
            // We can do 4 instructions rather than 5 that OP_noflags_destreg_srcimm does
            biscuit::GPR temp1 = rec.scratch();
            biscuit::GPR temp2 = rec.scratch();
            biscuit::GPR temp3 = rec.scratch();
            biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
            as.ADDI(temp1, dst, -1);
            as.ANDI(temp2, temp1, 0xFF);
            as.ANDI(temp3, dst, ~0xFF);
            as.OR(dst, temp3, temp2);
        } else {
            OP_noflags_destreg_srcimm(rec, rip, as, instruction, operands, &Assembler::ADDI, &Assembler::ADDIW, &Assembler::ADD, -1);
        }
        return;
    }

    biscuit::GPR dst;
    biscuit::GPR res = rec.scratch();

    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    bool too_small_for_atomic = operands[0].size == 8 || operands[0].size == 16;
    bool writeback = true;
    if (needs_atomic && !too_small_for_atomic) {
        biscuit::GPR address = rec.lea(&operands[0]);
        biscuit::GPR one = rec.scratch();
        dst = rec.scratch();
        as.LI(one, -1);
        if (operands[0].size == 32) {
            as.AMOADD_W(Ordering::AQRL, dst, one, address);
            rec.zext(dst, dst, X86_SIZE_DWORD);
            rec.setLockHandled();
        } else if (operands[0].size == 64) {
            as.AMOADD_D(Ordering::AQRL, dst, one, address);
            rec.setLockHandled();
        } else {
            UNREACHABLE();
        }
        as.ADDI(res, dst, -1); // Do the operation in the register as well to calculate the flags
        writeback = false;
    } else {
        if (needs_atomic) {
            WARN("Atomic DEC with 8 or 16 bit operands encountered");
        }

        dst = rec.getGPR(&operands[0]);
        as.ADDI(res, dst, -1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        biscuit::GPR one = rec.scratch();
        as.LI(one, 1);
        rec.updateAuxiliarySub(dst, one);
        rec.popScratch();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR one = rec.scratch();
        as.LI(one, 1);
        rec.updateOverflowSub(dst, one, res, size);
        rec.popScratch();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(res);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(res, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(res, size);
    }

    if (writeback) {
        rec.setGPR(&operands[0], res);
    }
}

FAST_HANDLE(LAHF) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR scratch = rec.scratch();

    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR pf = rec.flag(X86_REF_PF);
    as.SLLI(scratch, pf, 2);
    as.OR(result, cf, scratch);

    biscuit::GPR af = rec.flag(X86_REF_AF);
    as.SLLI(scratch, af, 4);
    as.OR(result, result, scratch);

    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    as.SLLI(scratch, zf, 6);
    as.OR(result, result, scratch);

    biscuit::GPR sf = rec.flag(X86_REF_SF);
    as.SLLI(scratch, sf, 7);
    as.OR(result, result, scratch);
    as.ORI(result, result, 0b10); // bit 1 is always set

    rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH, result);
}

FAST_HANDLE(SAHF) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR af = rec.scratch();
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR sf = rec.flag(X86_REF_SF);
    biscuit::GPR ah = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE_HIGH);

    as.ANDI(cf, ah, 1);

    biscuit::GPR pf = rec.scratch();
    as.SRLI(pf, ah, 2);
    as.ANDI(pf, pf, 1);
    as.SB(pf, offsetof(ThreadState, pf), rec.threadStatePointer());

    as.SRLI(af, ah, 4);
    as.ANDI(af, af, 1);
    as.SB(af, offsetof(ThreadState, af), rec.threadStatePointer());

    as.SRLI(zf, ah, 6);
    as.ANDI(zf, zf, 1);

    as.SRLI(sf, ah, 7);
    as.ANDI(sf, sf, 1);
}

FAST_HANDLE(XCHG_lock) {
    biscuit::GPR address = rec.lea(&operands[0]);
    x86_size_e size = rec.getSize(&operands[0]);

    if (g_config.paranoid && size == X86_SIZE_WORD) {
        biscuit::Label ok;
        biscuit::GPR temp = rec.scratch();
        biscuit::GPR temp2 = rec.scratch();

        as.ANDI(temp, address, 0b11);
        as.LI(temp2, 0b11);
        as.BNE(temp, temp2, &ok);
        as.C_UNDEF();
        as.Bind(&ok);

        rec.popScratch();
        rec.popScratch();
    }

    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR scratch = rec.scratch();
    biscuit::GPR dst = rec.scratch();

    switch (size) {
    case X86_SIZE_BYTE: {
        if (Extensions::Zabha) {
            WARN("Zabha is untested");
            as.AMOSWAP_B(Ordering::AQRL, dst, src, address);
            rec.zext(dst, dst, X86_SIZE_BYTE);
        } else {
            Label loop;
            biscuit::GPR address_masked = rec.scratch();
            biscuit::GPR mask = rec.scratch();
            biscuit::GPR mask_shifted = rec.scratch();
            as.ANDI(address_masked, address, -4ll);
            as.SLLI(address, address, 3);
            as.LI(mask, 0xFF);
            as.SLLW(mask_shifted, mask, address);
            as.SLLW(src, src, address);

            as.Bind(&loop);
            as.LR_W(Ordering::AQRL, dst, address_masked);
            as.MV(scratch, src);
            as.XOR(scratch, scratch, dst);
            as.AND(scratch, scratch, mask_shifted);
            as.XOR(scratch, scratch, dst);
            as.SC_W(Ordering::AQRL, scratch, scratch, address_masked);
            as.BNEZ(scratch, &loop);
            as.SRLW(dst, dst, address);
            rec.popScratch();
            rec.popScratch();
            rec.popScratch();
        }
        rec.setLockHandled();
        break;
    }
    case X86_SIZE_WORD: {
        if (Extensions::Zabha) {
            WARN("Zabha is untested");
            as.AMOSWAP_H(Ordering::AQRL, dst, src, address);
            rec.zext(dst, dst, X86_SIZE_WORD);
        } else {
            Label loop, end, normal;
            biscuit::GPR address_masked = rec.scratch();
            biscuit::GPR mask = rec.scratch();
            biscuit::GPR mask_shifted = rec.scratch();

            as.ANDI(mask, address, 0b11);
            as.ADDI(mask, mask, -0b11);
            as.BNEZ(mask, &normal);

            // (Address & 0b11) == 0b11
            // This won't be properly emulated with lr.w/sc.w
            // We could use lr.d/sc.d, but then it wouldn't work for
            // (Address & 0b111) == 0b111
            // So whatever, let's handle both cases here
            as.FENCETSO();
            as.LHU(scratch, 0, address);
            as.SH(src, 0, address);
            as.FENCETSO();
            as.MV(dst, scratch);
            as.J(&end);

            as.Bind(&normal);
            as.ANDI(address_masked, address, -4ll);
            as.SLLI(address, address, 3);
            as.LI(mask, 0xFFFF);
            as.SLLW(mask_shifted, mask, address);
            as.SLLW(src, src, address);

            as.Bind(&loop);
            as.LR_W(Ordering::AQRL, dst, address_masked);
            as.MV(scratch, src);
            as.XOR(scratch, scratch, dst);
            as.AND(scratch, scratch, mask_shifted);
            as.XOR(scratch, scratch, dst);
            as.SC_W(Ordering::AQRL, scratch, scratch, address_masked);
            as.BNEZ(scratch, &loop);
            as.SRLW(dst, dst, address);

            as.Bind(&end);

            rec.popScratch();
            rec.popScratch();
            rec.popScratch();
        }
        rec.setLockHandled();
        break;
    }
    case X86_SIZE_DWORD: {
        biscuit::Label unaligned, end;
        biscuit::GPR masked = rec.scratch();
        as.ANDI(masked, address, 0b11);
        as.BNEZ(masked, &unaligned);

        as.MV(scratch, src);
        as.AMOSWAP_W(Ordering::AQRL, dst, scratch, address);
        as.J(&end);

        as.Bind(&unaligned);
        as.FENCETSO();
        as.LWU(dst, 0, address);
        as.SW(src, 0, address);
        as.FENCETSO();

        as.Bind(&end);
        rec.setLockHandled();
        break;
    }
    case X86_SIZE_QWORD: {
        as.MV(scratch, src);
        as.AMOSWAP_D(Ordering::AQRL, dst, scratch, address);
        rec.setLockHandled();
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    rec.setGPR(&operands[1], dst);
}

FAST_HANDLE(XCHG) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        return fast_XCHG_lock(rec, rip, as, instruction, operands);
    }

    biscuit::GPR temp = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);

    as.MV(temp, src);

    rec.setGPR(&operands[1], dst);
    rec.setGPR(&operands[0], temp);
}

FAST_HANDLE(CLD) {
    as.SB(x0, offsetof(ThreadState, df), rec.threadStatePointer());
}

FAST_HANDLE(STD) {
    biscuit::GPR df = rec.scratch();
    as.LI(df, 1);
    as.SB(df, offsetof(ThreadState, df), rec.threadStatePointer());
}

FAST_HANDLE(CLC) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    as.MV(cf, x0);
}

FAST_HANDLE(STC) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    as.LI(cf, 1);
}

FAST_HANDLE(CBW) {
    biscuit::GPR al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
    rec.sextb(al, al); // al is a scratch already
    rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, al);
}

FAST_HANDLE(CWDE) {
    biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    rec.sexth(ax, ax);
    rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, ax);
}

FAST_HANDLE(CDQE) {
    biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    as.ADDIW(eax, eax, 0);
    rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, eax);
}

FAST_HANDLE(CWD) {
    biscuit::GPR sext = rec.scratch();
    biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    rec.sexth(sext, ax);
    as.SRLI(sext, sext, 16);
    rec.setGPR(X86_REF_RDX, X86_SIZE_WORD, sext);
}

FAST_HANDLE(CDQ) {
    biscuit::GPR sext = rec.allocatedGPR(X86_REF_RDX);
    biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    as.SRAIW(sext, eax, 31);
    rec.setGPR(X86_REF_RDX, X86_SIZE_DWORD, sext);
}

FAST_HANDLE(CQO) {
    biscuit::GPR sext = rec.allocatedGPR(X86_REF_RDX);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    as.SRAI(sext, rax, 63);
    rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, sext);
}

void JCC(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, biscuit::GPR cond) {
    u64 immediate = rec.sextImmediate(rec.getImmediate(&operands[0]), operands[0].imm.size);
    u64 address_false = rip + instruction.length;
    u64 address_true = address_false + immediate;
    rec.jumpAndLinkConditional(cond, address_true, address_false);
    rec.stopCompiling();
}

FAST_HANDLE(JO) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNO) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JB) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNB) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JZ) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNZ) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JBE) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNBE) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JP) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNP) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JS) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNS) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JL) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNL) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JLE) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JNLE) {
    JCC(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(JRCXZ) {
    biscuit::GPR is_zero = rec.scratch();
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
    as.SEQZ(is_zero, rcx);
    JCC(rec, rip, as, instruction, operands, is_zero);
}

FAST_HANDLE(JECXZ) {
    biscuit::GPR is_zero = rec.scratch();
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, X86_SIZE_DWORD);
    as.SEQZ(is_zero, rcx);
    JCC(rec, rip, as, instruction, operands, is_zero);
}

FAST_HANDLE(JCXZ) {
    biscuit::GPR is_zero = rec.scratch();
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, X86_SIZE_WORD);
    as.SEQZ(is_zero, rcx);
    JCC(rec, rip, as, instruction, operands, is_zero);
}

FAST_HANDLE(LOOP) {
    x86_size_e address_size = rec.zydisToSize(instruction.address_width);
    biscuit::GPR is_not_zero = rec.scratch();
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_size);
    as.ADDI(rcx, rcx, -1);
    as.SNEZ(is_not_zero, rcx);
    rec.setGPR(X86_REF_RCX, address_size, rcx);
    JCC(rec, rip, as, instruction, operands, is_not_zero);
}

FAST_HANDLE(LOOPE) {
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    x86_size_e address_size = rec.zydisToSize(instruction.address_width);
    biscuit::GPR is_not_zero = rec.scratch();
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_size);
    as.ADDI(rcx, rcx, -1);
    as.SNEZ(is_not_zero, rcx);
    as.AND(is_not_zero, is_not_zero, zf);
    rec.setGPR(X86_REF_RCX, address_size, rcx);
    JCC(rec, rip, as, instruction, operands, is_not_zero);
}

FAST_HANDLE(LOOPNE) {
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR not_zf = rec.scratch();
    x86_size_e address_size = rec.zydisToSize(instruction.address_width);
    biscuit::GPR is_not_zero = rec.scratch();
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_size);
    as.ADDI(rcx, rcx, -1);
    as.SNEZ(is_not_zero, rcx);
    as.XORI(not_zf, zf, 1);
    as.AND(is_not_zero, is_not_zero, not_zf);
    rec.setGPR(X86_REF_RCX, address_size, rcx);
    JCC(rec, rip, as, instruction, operands, is_not_zero);
}

FAST_HANDLE(CMOVO) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNO) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVB) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNB) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVZ) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNZ) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVBE) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNBE) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVP) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNP) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVS) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNS) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVL) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNL) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVLE) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(CMOVNLE) {
    CMOV(rec, rip, as, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(MOVSXD) {
    x86_size_e size = rec.getSize(&operands[1]);
    biscuit::GPR src = rec.getGPR(&operands[1]);

    if (size == X86_SIZE_DWORD) {
        biscuit::GPR dst = rec.allocatedGPR(rec.zydisToRef(operands[0].reg.value));
        as.ADDIW(dst, src, 0);
        rec.setGPR(&operands[0], dst);
    } else {
        UNREACHABLE(); // possible but why?
    }
}

FAST_HANDLE(IMUL_2_noflags) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src;
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER)
        src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    else
        src = rec.getGPR(&operands[1]);

    switch (size) {
    case X86_SIZE_WORD: {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR dst_sext = rec.scratch();
        biscuit::GPR src_sext = rec.scratch();
        rec.sexth(dst_sext, dst);
        rec.sexth(src_sext, src);
        as.MULW(result, dst_sext, src_sext);
        rec.setGPR(&operands[0], result);
        break;
    }
    case X86_SIZE_DWORD: {
        as.MULW(dst, dst, src);
        rec.setGPR(&operands[0], dst);
        break;
    }
    case X86_SIZE_QWORD: {
        as.MUL(dst, dst, src);
        rec.setGPR(&operands[0], dst);
        break;
    }
    default: {
        UNREACHABLE();
    }
    }
}

FAST_HANDLE(IMUL_3_noflags) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src1;
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER)
        src1 = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    else
        src1 = rec.getGPR(&operands[1]);
    biscuit::GPR src2 = rec.getGPR(&operands[2]);

    switch (size) {
    case X86_SIZE_WORD: {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR src1_sext = rec.scratch();
        rec.sexth(src1_sext, src1);
        as.MULW(result, src1_sext, src2);
        rec.setGPR(&operands[0], result);
        break;
    }
    case X86_SIZE_DWORD: {
        as.MULW(dst, src1, src2);
        rec.setGPR(&operands[0], dst);
        break;
    }
    case X86_SIZE_QWORD: {
        as.MUL(dst, src1, src2);
        rec.setGPR(&operands[0], dst);
        break;
    }
    default: {
        UNREACHABLE();
    }
    }
}

FAST_HANDLE(IMUL) {
    x86_size_e size = rec.getSize(&operands[0]);
    u8 opcount = instruction.operand_count_visible;
    if (opcount == 1) {
        biscuit::GPR src = rec.getGPR(&operands[0]);
        switch (size) {
        case X86_SIZE_BYTE:
        case X86_SIZE_BYTE_HIGH: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR sext = rec.scratch();
            biscuit::GPR al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
            rec.sextb(sext, al);
            rec.sextb(result, src);
            as.MULW(result, sext, result);
            rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, result);

            if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
                biscuit::GPR cf = rec.flag(X86_REF_CF);
                biscuit::GPR of = rec.flag(X86_REF_OF);
                rec.sextb(cf, result);
                as.XOR(of, cf, result);
                as.SNEZ(of, of);
                as.MV(cf, of);
            }
            break;
        }
        case X86_SIZE_WORD: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR sext = rec.scratch();
            biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);
            rec.sexth(sext, ax);
            rec.sexth(result, src);
            as.MULW(result, sext, result);
            rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, result);

            if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
                biscuit::GPR cf = rec.flag(X86_REF_CF);
                biscuit::GPR of = rec.flag(X86_REF_OF);

                rec.sexth(cf, result);
                as.XOR(of, cf, result);
                as.SNEZ(of, of);
                as.MV(cf, of);
            }

            as.SRAIW(result, result, 16);
            rec.setGPR(X86_REF_RDX, X86_SIZE_WORD, result);
            break;
        }
        case X86_SIZE_DWORD: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR sext = rec.scratch();
            biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_DWORD);
            as.ADDIW(sext, eax, 0);
            as.ADDIW(result, src, 0);
            as.MUL(result, sext, result);
            rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, result);

            if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
                biscuit::GPR cf = rec.flag(X86_REF_CF);
                biscuit::GPR of = rec.flag(X86_REF_OF);

                as.ADDIW(cf, result, 0);
                as.XOR(of, cf, result);
                as.SNEZ(of, of);
                as.MV(cf, of);
            }

            as.SRLI(result, result, 32);
            rec.setGPR(X86_REF_RDX, X86_SIZE_DWORD, result);
            break;
        }
        case X86_SIZE_QWORD: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
            as.MULH(result, rax, src);
            as.MUL(rax, rax, src);
            rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, rax);
            rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, result);

            if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
                biscuit::GPR cf = rec.flag(X86_REF_CF);
                biscuit::GPR of = rec.flag(X86_REF_OF);

                as.SRAI(cf, rax, 63);
                as.XOR(of, cf, result);
                as.SNEZ(of, of);
                as.MV(cf, of);
            }
            break;
        }
        default: {
            UNREACHABLE();
            break;
        }
        }
    } else if (opcount == 2 || opcount == 3) {
        if (g_config.noflag_opts && !rec.shouldEmitFlag(rip, X86_REF_CF) && !rec.shouldEmitFlag(rip, X86_REF_OF)) {
            if (opcount == 2) {
                return fast_IMUL_2_noflags(rec, rip, as, instruction, operands);
            } else if (opcount == 3) {
                return fast_IMUL_3_noflags(rec, rip, as, instruction, operands);
            }
        }

        biscuit::GPR dst, src1, src2;
        if (opcount == 2) {
            dst = rec.getGPR(&operands[0]);
            src1 = dst;
            src2 = rec.getGPR(&operands[1]);
        } else {
            dst = rec.getGPR(&operands[0]);
            src1 = rec.getGPR(&operands[1]);
            src2 = rec.getGPR(&operands[2]);
        }
        switch (size) {
        case X86_SIZE_WORD: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR dst_sext = rec.scratch();
            rec.sexth(dst_sext, src1);
            rec.sexth(result, src2);
            as.MULW(result, result, dst_sext);
            rec.setGPR(&operands[0], result);

            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);
            rec.sexth(cf, result);
            as.XOR(of, cf, result);
            as.SNEZ(of, of);
            as.MV(cf, of);
            break;
        }
        case X86_SIZE_DWORD: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR dst_sext = rec.scratch();
            as.ADDIW(dst_sext, src1, 0);
            as.ADDIW(result, src2, 0);
            as.MUL(result, result, dst_sext);
            rec.setGPR(&operands[0], result);

            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);
            as.ADDIW(cf, result, 0);
            as.XOR(of, cf, result);
            as.SNEZ(of, of);
            as.MV(cf, of);
            break;
        }
        case X86_SIZE_QWORD: {
            biscuit::GPR result = rec.scratch();
            biscuit::GPR result_low = rec.scratch();
            as.MULH(result, src1, src2);
            as.MUL(result_low, src1, src2);
            rec.setGPR(&operands[0], result_low);

            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);
            as.SRAI(cf, result_low, 63);
            as.XOR(of, cf, result);
            as.SNEZ(of, of);
            as.MV(cf, of);
            break;
        }
        default: {
            UNREACHABLE();
            break;
        }
        }
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(MUL) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[0]);
    switch (size) {
    case X86_SIZE_BYTE:
    case X86_SIZE_BYTE_HIGH: {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
        as.MULW(result, al, src);
        rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, result);

        if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);
            // 8 * 8 bit can only be 16 bit so we don't need to zero extend
            as.SRLI(cf, result, 8);
            as.SNEZ(cf, cf);
            as.MV(of, cf);
        }
        break;
    }
    case X86_SIZE_WORD: {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR ax = rec.getGPR(X86_REF_RAX, X86_SIZE_WORD);
        as.MULW(result, ax, src);
        rec.setGPR(X86_REF_RAX, X86_SIZE_WORD, result);

        as.SRLIW(result, result, 16);

        if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);
            // Should be already zexted due to srliw
            as.SNEZ(cf, result);
            as.MV(of, cf);
        }

        rec.setGPR(X86_REF_RDX, X86_SIZE_WORD, result);
        break;
    }
    case X86_SIZE_DWORD: {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_DWORD);
        as.MUL(result, eax, src);
        rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, result);
        as.SRLI(result, result, 32);

        if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);

            as.SNEZ(cf, result);
            as.MV(of, cf);
        }

        rec.setGPR(X86_REF_RDX, X86_SIZE_DWORD, result);
        break;
    }
    case X86_SIZE_QWORD: {
        biscuit::GPR result = rec.scratch();
        biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
        as.MULHU(result, rax, src);
        as.MUL(rax, rax, src);
        rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, rax);
        rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, result);

        if (rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            biscuit::GPR of = rec.flag(X86_REF_OF);

            as.SNEZ(cf, result);
            as.MV(of, cf);
        }
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }
}

void PUNPCKH(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    // Like PUNPCKL but we add a number to iota to pick the high elements
    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    int num = 0;
    int size = 0;
    biscuit::GPR shift = rec.scratch();
    switch (sew) {
    case SEW::E8: {
        num = 8;
        size = 8;
        break;
    }
    case SEW::E16: {
        num = 4;
        size = 16;
        break;
    }
    case SEW::E32: {
        as.LI(shift, 32);
        num = 2;
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    if (is_mmx) {
        num /= 2;
    }

    // Pick even scratch registers for the widening add (can't use MF2, ruins 128 VLEN)
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec dst_down = rec.scratchVec();
    biscuit::Vec src_down = rec.scratchVec();

    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(sew, vlen);
    as.VSLIDEDOWN(dst_down, dst, num);
    as.VSLIDEDOWN(src_down, src, num);
    as.VWADDU(temp1, dst_down, x0);
    as.VWADDU(temp2, src_down, x0);

    rec.setVectorState(SEW::E64, 2);
    if (sew == SEW::E32) {
        as.VSLL(temp2, temp2, shift);
    } else {
        as.VSLL(temp2, temp2, size);
    }
    as.VOR(dst, temp1, temp2);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PUNPCKLBW) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E8, 16);
    as.VWADDU(temp1, dst, x0);
    if (Extensions::Zvbb) {
        as.VWSLL(temp3, src, 8);
    } else {
        as.VWADDU(temp2, src, x0);
        as.VSLIDE1UP(temp3, temp2, x0);
    }
    as.VOR(dst, temp1, temp3);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PUNPCKLWD) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E16, 8);
    as.VWADDU(temp1, dst, x0);
    if (Extensions::Zvbb) {
        as.VWSLL(temp3, src, 16);
    } else {
        as.VWADDU(temp2, src, x0);
        as.VSLIDE1UP(temp3, temp2, x0);
    }
    as.VOR(dst, temp1, temp3);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PUNPCKLDQ) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    as.LI(shift, 32);
    rec.setVectorState(SEW::E32, 4);
    as.VWADDU(temp1, dst, x0);
    as.VWADDU(temp2, src, x0);
    as.VSLIDE1UP(temp3, temp2, x0);
    as.VOR(dst, temp1, temp3);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PUNPCKLQDQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst == src) { // VSLIDEUP dst/src overlap limitations
        src = rec.scratchVec();
        as.VMV(src, dst);
    }

    as.VSLIDEUP(dst, src, 1);

    rec.setVec(operands, dst);
}

FAST_HANDLE(PUNPCKHBW) {
    PUNPCKH(rec, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PUNPCKHWD) {
    PUNPCKH(rec, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PUNPCKHDQ) {
    PUNPCKH(rec, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(PUNPCKHQDQ) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    as.VMV(v0, 0b10);
    as.VSLIDE1DOWN(temp, dst, x0);
    as.VMERGE(dst, temp, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(UNPCKLPS) {
    biscuit::Vec wide1 = rec.scratchVecM2();
    biscuit::Vec wide2 = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[0]);
    biscuit::Vec src2 = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    as.VWADDU(wide1, src1, x0);
    if (src1 != src2) {
        as.VWADDU(wide2, src2, x0);
        as.VSLIDE1UP(result, wide2, x0);
    } else {
        as.VSLIDE1UP(result, wide1, x0);
    }
    as.VOR(src1, result, wide1);

    rec.setVec(&operands[0], src1);
}

FAST_HANDLE(UNPCKHPS) {
    biscuit::Vec wide1 = rec.scratchVecM2();
    biscuit::Vec wide2 = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[0]);
    biscuit::Vec src2 = rec.getVec(&operands[1]);

    // TODO: optimize for src1 == src2
    rec.setVectorState(SEW::E32, 4);
    as.VWADDU(wide1, src1, x0);
    as.VWADDU(wide2, src2, x0);
    if (Extensions::VLEN > 128) {
        as.VSLIDEDOWN(wide1, wide1, 4);
        as.VSLIDEDOWN(wide2, wide2, 3);
        as.VOR(src1, wide1, wide2);
    } else {
        biscuit::Vec down1 = biscuit::Vec(wide1.Index() + 1);
        biscuit::Vec down2 = biscuit::Vec(wide2.Index() + 1);
        as.VSLIDE1UP(result, down2, x0);
        as.VOR(src1, result, down1);
    }

    rec.setVec(&operands[0], src1);
}

FAST_HANDLE(UNPCKLPD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);

    rec.setVectorState(SEW::E64, 2);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        if (dst == src) {
            src = rec.scratchVec();
            as.VMV(src, dst);
        }
        as.VSLIDEUP(dst, src, 1);
    } else {
        biscuit::GPR address = rec.lea(&operands[1], false);
        biscuit::Vec index = rec.scratchVec();
        as.VMV(v0, 0b10);
        as.VXOR(index, index, index);
        as.VLUXEI64(dst, address, index, VecMask::Yes);
        rec.v0Modified();
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(UNPCKHPD) {
    biscuit::Vec scratch = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);

    rec.setVectorState(SEW::E64, 2);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        as.VSLIDEDOWN(scratch, dst, 1);
        as.VMV(v0, 0b10);
        as.VMERGE(result, scratch, src);
        rec.setVec(&operands[0], result);
        rec.v0Modified();
    } else {
        biscuit::GPR address = rec.lea(&operands[1], false);
        as.VMV(v0, 0b10);
        as.VSLIDEDOWN(dst, dst, 1);
        as.VLE64(dst, address, VecMask::Yes);
        rec.setVec(&operands[0], dst);
        rec.v0Modified();
    }
}

FAST_HANDLE(VECTOR_MOV) {
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].reg.value == operands[1].reg.value) {
            WARN("vmov from and to same reg?");
        }

        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else {
        // Operand 1 is memory, so operand 0 must be register
        ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER);
        // Load directly to register to avoid a vmv1r
        biscuit::Vec dst = rec.allocatedVec(rec.zydisToRef(operands[0].reg.value));
        int size = operands[0].size;
        ASSERT(operands[0].size == operands[1].size);
        ASSERT(operands[0].size > 64);
        biscuit::GPR address = rec.lea(&operands[1], false);
        rec.readMemory(dst, address, size);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(MOVAPD) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVAPS) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVUPD) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVUPS) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVDQA) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVDQU) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(RDTSC) {
    biscuit::GPR tsc = rec.scratch();
    as.RDTIME(tsc);
    rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, tsc);
    as.SRLI(tsc, tsc, 32);
    rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, tsc);
}

FAST_HANDLE(CPUID) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_cpuid));
    rec.restoreState();
}

FAST_HANDLE(SYSCALL) {
    if (Seccomp::hasFilters() && !g_config.seccomp_always_allow) {
        if (g_mode32) {
            ERROR("Seccomp during 32-bit program");
        }

        // Copy the filters over at the start of the syscall
        Seccomp::emitFilters(as);
    }

    if (!g_config.strace && g_config.inline_syscalls) {
        bool inlined = rec.tryInlineSyscall();
        if (inlined) {
            return;
        }
    }

    biscuit::GPR rcx = rec.allocatedGPR(X86_REF_RCX);
    as.LI(rcx, rip + instruction.length);
    rec.setGPR(X86_REF_RCX, X86_SIZE_QWORD, rcx);

    // Normally the syscall instruction also writes the flags to R11 but we don't need them in our syscall handler
    rec.writebackState();
    as.MV(a0, sp);
    rec.callPointer(offsetof(ThreadState, felix86_syscall));
    rec.restoreState();
}

FAST_HANDLE(MOVZX) {
    x86_size_e size_dst = rec.getSize(&operands[0]);
    x86_size_e size_src = rec.getSize(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
        if (size_dst == X86_SIZE_WORD) {
            // Need to preserve top bits
            biscuit::GPR result = rec.scratch();
            if (size_src == X86_SIZE_BYTE_HIGH) {
                as.SRLI(result, src, 8);
                as.ANDI(result, result, 0xFF);
            } else if (size_src == X86_SIZE_BYTE) {
                as.ANDI(result, src, 0xFF);
            } else {
                UNREACHABLE();
            }
            as.SRLI(dst, dst, 16);
            as.SLLI(dst, dst, 16);
            as.OR(dst, dst, result);
        } else {
            if (size_src == X86_SIZE_BYTE_HIGH) {
                as.SRLI(dst, src, 8);
                as.ANDI(dst, dst, 0xFF);
            } else {
                rec.zext(dst, src, size_src);
            }
            rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, dst);
        }
    } else {
        biscuit::GPR address = rec.lea(&operands[1], false);
        if (size_dst == X86_SIZE_WORD) {
            biscuit::GPR result = rec.scratch();
            rec.readMemory(result, address, 0, size_src);
            as.SRLI(dst, dst, 16);
            as.SLLI(dst, dst, 16);
            as.OR(dst, dst, result);
        } else {
            rec.readMemory(dst, address, 0, size_src);
        }
    }
}

FAST_HANDLE(PXOR) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (!rec.isCurrentLength128()) {
        rec.setVectorState(SEW::E64, 2);
    }
    as.VXOR(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MOVNTDQ) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVNTQ) {
    biscuit::Vec mm = rec.getVec(&operands[1]);
    rec.setVec(&operands[0], mm);
}

FAST_HANDLE(MOVNTDQA) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVNTI) {
    biscuit::GPR src = rec.getGPR(&operands[1]);
    rec.setGPR(&operands[0], src);
}

FAST_HANDLE(MOVNTPD) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVNTPS) {
    fast_VECTOR_MOV(rec, rip, as, instruction, operands);
}

FAST_HANDLE(PAND) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (!rec.isCurrentLength128()) {
        rec.setVectorState(SEW::E64, 2);
    }
    as.VAND(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(POR) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (!rec.isCurrentLength128()) {
        rec.setVectorState(SEW::E64, 2);
    }
    as.VOR(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PANDN) {
    biscuit::Vec dst_not = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (!rec.isCurrentLength128()) {
        rec.setVectorState(SEW::E64, 2);
    }
    if (Extensions::Zvbb) {
        as.VANDN(dst, src, dst);
    } else {
        as.VXOR(dst_not, dst, -1);
        as.VAND(dst, dst_not, src);
    }
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(ANDPS) {
    fast_PAND(rec, rip, as, instruction, operands);
}

FAST_HANDLE(ANDPD) {
    fast_PAND(rec, rip, as, instruction, operands);
}

FAST_HANDLE(ORPS) {
    fast_POR(rec, rip, as, instruction, operands);
}

FAST_HANDLE(ORPD) {
    fast_POR(rec, rip, as, instruction, operands);
}

FAST_HANDLE(XORPS) {
    fast_PXOR(rec, rip, as, instruction, operands);
}

FAST_HANDLE(XORPD) {
    fast_PXOR(rec, rip, as, instruction, operands);
}

FAST_HANDLE(ANDNPS) {
    fast_PANDN(rec, rip, as, instruction, operands);
}

FAST_HANDLE(ANDNPD) {
    fast_PANDN(rec, rip, as, instruction, operands);
}

void PADD(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VADD(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

void PADDS(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VSADD(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

void PADDSU(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VSADDU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

void PSUBS(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VSSUB(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

void PSUBSU(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VSSUBU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

void PSUB(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VSUB(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PADDB) {
    PADD(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PADDW) {
    PADD(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PADDD) {
    PADD(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(PADDQ) {
    PADD(rec, rip, as, instruction, operands, SEW::E64, 2);
}

FAST_HANDLE(PADDSB) {
    PADDS(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PADDSW) {
    PADDS(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PSUBSB) {
    PSUBS(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PSUBSW) {
    PSUBS(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PADDUSB) {
    PADDSU(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PADDUSW) {
    PADDSU(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PSUBUSB) {
    PSUBSU(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PSUBUSW) {
    PSUBSU(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PSUBB) {
    PSUB(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PSUBW) {
    PSUB(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PSUBD) {
    PSUB(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(PSUBQ) {
    PSUB(rec, rip, as, instruction, operands, SEW::E64, 2);
}

FAST_HANDLE(ADDPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VFADD(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(ADDPD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    as.VFADD(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(SUBPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VFSUB(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(SUBPD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    as.VFSUB(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MINPS) {
    if (g_config.inaccurate_minmax && !g_config.paranoid) {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        as.VFMIN(dst, dst, src);
        rec.setVec(&operands[0], dst);
        return;
    }

    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec nan_mask_1 = rec.scratchVec();
    biscuit::Vec nan_mask_2 = rec.scratchVec();
    biscuit::Vec equal_mask = rec.scratchVec();
    biscuit::Vec zero_mask = rec.scratchVec();
    biscuit::Vec neg_zero_mask = rec.scratchVec();
    biscuit::FPR temp1 = rec.scratchFPR();
    biscuit::FPR temp2 = rec.scratchFPR();
    rec.setVectorState(SEW::E32, 4);

    // When either operand is NaN, or they are both 0.0 or both are -0.0, the result is the source
    as.VMFNE(nan_mask_1, dst, dst); // When a register isn't equal to itself, that element must be NaN
    as.VMFNE(nan_mask_2, src, src);
    as.VMOR(nan_mask_1, nan_mask_1, nan_mask_2);
    as.FMV_W_X(temp1, x0);                        // 0.0
    as.FSGNJN_S(temp2, temp1, temp1);             // -0.0
    as.VMFEQ(equal_mask, dst, src);               // Check where they are equal
    as.VMFEQ(zero_mask, dst, temp1);              // Check where dst is 0.0
    as.VMFEQ(neg_zero_mask, dst, temp2);          // Check where dst is -0.0
    as.VMOR(zero_mask, zero_mask, neg_zero_mask); // Either 0.0 or -0.0
    as.VMAND(equal_mask, equal_mask, zero_mask);  // Check where they are both zeroes
    as.VMOR(v0, nan_mask_1, equal_mask);          // Combine the masks

    as.VFMIN(nan_mask_2, dst, src);        // actual max result calculation
    as.VMERGE(zero_mask, nan_mask_2, src); // Where v0 is 1's, use src, otherwise use result of vfmax
    rec.setVec(&operands[0], zero_mask);
    rec.v0Modified();
}

FAST_HANDLE(MINPD) {
    if (g_config.inaccurate_minmax && !g_config.paranoid) {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VFMIN(dst, dst, src);
        rec.setVec(&operands[0], dst);
        return;
    }

    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec nan_mask_1 = rec.scratchVec();
    biscuit::Vec nan_mask_2 = rec.scratchVec();
    biscuit::Vec equal_mask = rec.scratchVec();
    biscuit::Vec zero_mask = rec.scratchVec();
    biscuit::Vec neg_zero_mask = rec.scratchVec();
    biscuit::FPR temp1 = rec.scratchFPR();
    biscuit::FPR temp2 = rec.scratchFPR();
    rec.setVectorState(SEW::E64, 2);

    // When either operand is NaN, or they are both 0.0 or both are -0.0, the result is the source
    as.VMFNE(nan_mask_1, dst, dst); // When a register isn't equal to itself, that element must be NaN
    as.VMFNE(nan_mask_2, src, src);
    as.VMOR(nan_mask_1, nan_mask_1, nan_mask_2);
    as.FMV_D_X(temp1, x0);                        // 0.0
    as.FSGNJN_D(temp2, temp1, temp1);             // -0.0
    as.VMFEQ(equal_mask, dst, src);               // Check where they are equal
    as.VMFEQ(zero_mask, dst, temp1);              // Check where dst is 0.0
    as.VMFEQ(neg_zero_mask, dst, temp2);          // Check where dst is -0.0
    as.VMOR(zero_mask, zero_mask, neg_zero_mask); // Either 0.0 or -0.0
    as.VMAND(equal_mask, equal_mask, zero_mask);  // They are both zeroes
    as.VMOR(v0, nan_mask_1, equal_mask);          // Combine the masks

    as.VFMIN(nan_mask_2, dst, src);        // actual max result calculation
    as.VMERGE(zero_mask, nan_mask_2, src); // Where v0 is 1's, use src, otherwise use result of vfmax
    rec.setVec(&operands[0], zero_mask);
    rec.v0Modified();
}

FAST_HANDLE(PMINUB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, 16);
    as.VMINU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMINUW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMINU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMINUD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VMINU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMAXUB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, 16);
    as.VMAXU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMAXUW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMAXU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMAXUD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VMAXU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMINSB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, 16);
    as.VMIN(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMINSW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMIN(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMINSD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VMIN(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMAXSB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, 16);
    as.VMAX(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMAXSW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMAX(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMAXSD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VMAX(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMULHW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMULH(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMULHUW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMULHU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMULLW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VMUL(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMULLD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VMUL(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMULUDQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec dst_masked = rec.scratchVec();
    biscuit::Vec src_masked = rec.scratchVec();
    biscuit::GPR mask = rec.scratch();

    rec.setVectorState(SEW::E64, 2);
    as.LI(mask, 0xFFFF'FFFFull);
    as.VAND(dst_masked, dst, mask);
    as.VAND(src_masked, src, mask);
    as.VMUL(dst, dst_masked, src_masked);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMULDQ) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec dst_masked = rec.scratchVec();
    biscuit::Vec src_masked = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();

    rec.setVectorState(SEW::E64, 2);
    as.LI(shift, 32);
    as.VSLL(dst_masked, dst, shift);
    as.VSRA(dst_masked, dst_masked, shift);
    as.VSLL(src_masked, src, shift);
    as.VSRA(src_masked, src_masked, shift);
    as.VMUL(result, dst_masked, src_masked);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(PMADDWD) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec product = rec.scratchVecM2();
    biscuit::Vec left = rec.scratchVec();
    biscuit::Vec right = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    as.LI(shift, 32);
    rec.setVectorState(SEW::E16, 16);
    as.VWMUL(product, dst, src);
    rec.setVectorState(SEW::E32, 4);
    as.VNSRL(left, product, 0);
    as.VNSRL(right, product, shift);
    as.VADD(dst, left, right);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MAXPS) {
    if (g_config.inaccurate_minmax && !g_config.paranoid) {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        as.VFMAX(dst, dst, src);
        rec.setVec(&operands[0], dst);
        return;
    }

    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec nan_mask_1 = rec.scratchVec();
    biscuit::Vec nan_mask_2 = rec.scratchVec();
    biscuit::Vec equal_mask = rec.scratchVec();
    biscuit::Vec zero_mask = rec.scratchVec();
    biscuit::Vec neg_zero_mask = rec.scratchVec();
    biscuit::FPR temp1 = rec.scratchFPR();
    biscuit::FPR temp2 = rec.scratchFPR();
    rec.setVectorState(SEW::E32, 4);

    // When either operand is NaN, or they are both 0.0 or both are -0.0, the result is the source
    as.VMFNE(nan_mask_1, dst, dst); // When a register isn't equal to itself, that element must be NaN
    as.VMFNE(nan_mask_2, src, src);
    as.VMOR(nan_mask_1, nan_mask_1, nan_mask_2);
    as.FMV_W_X(temp1, x0);                        // 0.0
    as.FSGNJN_S(temp2, temp1, temp1);             // -0.0
    as.VMFEQ(equal_mask, dst, src);               // Check where they are equal
    as.VMFEQ(zero_mask, dst, temp1);              // Check where dst is 0.0
    as.VMFEQ(neg_zero_mask, dst, temp2);          // Check where dst is -0.0
    as.VMOR(zero_mask, zero_mask, neg_zero_mask); // Either 0.0 or -0.0
    as.VMAND(equal_mask, equal_mask, zero_mask);  // Check where they are both zeroes
    as.VMOR(v0, nan_mask_1, equal_mask);          // Combine the masks

    as.VFMAX(nan_mask_2, dst, src);        // actual max result calculation
    as.VMERGE(zero_mask, nan_mask_2, src); // Where v0 is 1's, use src, otherwise use result of vfmax
    rec.setVec(&operands[0], zero_mask);
    rec.v0Modified();
}

FAST_HANDLE(MAXPD) {
    if (g_config.inaccurate_minmax && !g_config.paranoid) {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VFMAX(dst, dst, src);
        rec.setVec(&operands[0], dst);
        return;
    }

    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec nan_mask_1 = rec.scratchVec();
    biscuit::Vec nan_mask_2 = rec.scratchVec();
    biscuit::Vec equal_mask = rec.scratchVec();
    biscuit::Vec zero_mask = rec.scratchVec();
    biscuit::Vec neg_zero_mask = rec.scratchVec();
    biscuit::FPR temp1 = rec.scratchFPR();
    biscuit::FPR temp2 = rec.scratchFPR();
    rec.setVectorState(SEW::E64, 2);

    // When either operand is NaN, or they are both 0.0 or both are -0.0, the result is the source
    as.VMFNE(nan_mask_1, dst, dst); // When a register isn't equal to itself, that element must be NaN
    as.VMFNE(nan_mask_2, src, src);
    as.VMOR(nan_mask_1, nan_mask_1, nan_mask_2);
    as.FMV_D_X(temp1, x0);                        // 0.0
    as.FSGNJN_D(temp2, temp1, temp1);             // -0.0
    as.VMFEQ(equal_mask, dst, src);               // Check where they are equal
    as.VMFEQ(zero_mask, dst, temp1);              // Check where dst is 0.0
    as.VMFEQ(neg_zero_mask, dst, temp2);          // Check where dst is -0.0
    as.VMOR(zero_mask, zero_mask, neg_zero_mask); // Either 0.0 or -0.0
    as.VMAND(equal_mask, equal_mask, zero_mask);  // They are both zeroes
    as.VMOR(v0, nan_mask_1, equal_mask);          // Combine the masks

    as.VFMAX(nan_mask_2, dst, src);        // actual max result calculation
    as.VMERGE(zero_mask, nan_mask_2, src); // Where v0 is 1's, use src, otherwise use result of vfmax
    rec.setVec(&operands[0], zero_mask);
    rec.v0Modified();
}

FAST_HANDLE(MULPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VFMUL(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MULPD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    as.VFMUL(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(SQRTPS) {
    biscuit::Vec dst = rec.allocatedVec(rec.zydisToRef(operands[0].reg.value));
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VFSQRT(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(SQRTPD) {
    biscuit::Vec dst = rec.allocatedVec(rec.zydisToRef(operands[0].reg.value));
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    as.VFSQRT(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(DIVPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VFDIV(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(DIVPD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    as.VFDIV(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(RCPPS) {
    biscuit::Vec dst = rec.allocatedVec(rec.zydisToRef(operands[0].reg.value));
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec ones = rec.scratchVec();
    rec.setVectorState(SEW::E32, 4);
    biscuit::GPR scratch = rec.scratch();
    as.LI(scratch, 0x3f800000);
    as.VMV(ones, scratch);
    as.VFDIV(dst, ones, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(RSQRTPS) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec ones = rec.scratchVec();
    biscuit::Vec dst = rec.allocatedVec(rec.zydisToRef(operands[0].reg.value));
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    biscuit::GPR scratch = rec.scratch();
    as.LI(scratch, 0x3f800000);
    as.VMV(ones, scratch);
    as.VFSQRT(temp, src);
    as.VFDIV(dst, ones, temp);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MOVSB) {
    ASSERT(instruction.address_width > 16);
    u8 width = instruction.operand_width;
    x86_size_e address_width = rec.zydisToSize(instruction.address_width);
    biscuit::GPR rdi = rec.getGPR(X86_REF_RDI, address_width);
    biscuit::GPR rsi = rec.getGPR(X86_REF_RSI, address_width);
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_width); // TODO: technically wrong, should use ecx/cx sometimes
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR data = rec.scratch();
    biscuit::GPR df = rec.scratch();
    as.LBU(df, offsetof(ThreadState, df), rec.threadStatePointer());

    Label end;
    as.LI(temp, -width / 8);
    as.BNEZ(df, &end);
    as.LI(temp, width / 8);
    as.Bind(&end);

    Label loop_end, loop_body;
    if (HAS_REP) {
        rec.repPrologue(&loop_end, rcx);
        as.Bind(&loop_body);
    }

    rec.readMemory(data, rsi, 0, rec.zydisToSize(width));
    rec.writeMemory(data, rdi, 0, rec.zydisToSize(width));

    as.ADD(rdi, rdi, temp);
    as.ADD(rsi, rsi, temp);

    if (HAS_REP) {
        rec.repEpilogue(&loop_body, rcx);
        as.Bind(&loop_end);
    }

    rec.setGPR(X86_REF_RDI, address_width, rdi);
    rec.setGPR(X86_REF_RSI, address_width, rsi);
    rec.setGPR(X86_REF_RCX, address_width, rcx);
}

FAST_HANDLE(MOVSW) {
    fast_MOVSB(rec, rip, as, instruction, operands);
}

// The rep movsd and sse movsd have the same mnemonic, so we differentiate it like this
FAST_HANDLE(MOVSD_sse) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            rec.setVectorState(SEW::E64, 2);
            as.VMV(dst, 0);
        }
        rec.setVectorState(SEW::E64, 1);
        as.VMV(dst, src);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(MOVSD) {
    if (instruction.meta.isa_set == ZYDIS_ISA_SET_SSE2) {
        fast_MOVSD_sse(rec, rip, as, instruction, operands);
    } else if (instruction.meta.isa_set == ZYDIS_ISA_SET_I386) {
        fast_MOVSB(rec, rip, as, instruction, operands);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(MOVSQ) {
    fast_MOVSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(CMPSB) {
    ASSERT(instruction.address_width > 16);
    u8 width = instruction.operand_width;
    x86_size_e address_width = rec.zydisToSize(instruction.address_width);
    biscuit::GPR rdi = rec.getGPR(X86_REF_RDI, address_width);
    biscuit::GPR rsi = rec.getGPR(X86_REF_RSI, address_width);
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_width);
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR src1 = rec.scratch();
    biscuit::GPR src2 = rec.scratch();
    biscuit::GPR result = rec.scratch();

    x86_size_e size = rec.zydisToSize(width);
    biscuit::GPR df = rec.scratch();
    as.LBU(df, offsetof(ThreadState, df), rec.threadStatePointer());

    Label end;
    as.LI(temp, -width / 8);
    as.BNEZ(df, &end);
    as.LI(temp, width / 8);
    as.Bind(&end);
    rec.popScratch(); // pop df

    Label loop_end, loop_body;
    if (HAS_REP) {
        rec.repPrologue(&loop_end, rcx);
        as.Bind(&loop_body);
    }

    rec.readMemory(src1, rsi, 0, size);
    rec.readMemory(src2, rdi, 0, size);

    as.SUB(result, src1, src2);

    SetCmpFlags(rip, rec, as, src1, src2, result, size, false, HAS_REP /* always emit flags for rep */);

    as.ADD(rdi, rdi, temp);
    as.ADD(rsi, rsi, temp);

    if (HAS_REP) {
        rec.repzEpilogue(&loop_body, &loop_end, rcx, instruction.attributes & ZYDIS_ATTRIB_HAS_REPZ);
        as.Bind(&loop_end);
    }

    rec.setGPR(X86_REF_RDI, address_width, rdi);
    rec.setGPR(X86_REF_RSI, address_width, rsi);
    rec.setGPR(X86_REF_RCX, address_width, rcx);
}

FAST_HANDLE(CMPSW) {
    fast_CMPSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(CMPSD_string) {
    fast_CMPSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(CMPSQ) {
    fast_CMPSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(SCASB) {
    ASSERT(instruction.address_width > 16);
    u8 width = instruction.operand_width;
    x86_size_e size = rec.zydisToSize(width);
    x86_size_e address_width = rec.zydisToSize(instruction.address_width);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, size);
    biscuit::GPR rdi = rec.getGPR(X86_REF_RDI, address_width);
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_width);
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR src2 = rec.scratch();
    biscuit::GPR result = rec.scratch();
    biscuit::GPR df = rec.scratch();
    as.LBU(df, offsetof(ThreadState, df), rec.threadStatePointer());

    Label end;
    as.LI(temp, -width / 8);
    as.BNEZ(df, &end);
    as.LI(temp, width / 8);
    as.Bind(&end);

    rec.popScratch();

    Label loop_end, loop_body;
    if (HAS_REP) {
        rec.repPrologue(&loop_end, rcx);
        as.Bind(&loop_body);
    }

    rec.readMemory(src2, rdi, 0, size);

    as.SUB(result, rax, src2);

    SetCmpFlags(rip, rec, as, rax, src2, result, size, false, HAS_REP /* always emit flags for rep */);

    as.ADD(rdi, rdi, temp);

    if (HAS_REP) {
        rec.repzEpilogue(&loop_body, &loop_end, rcx, instruction.attributes & ZYDIS_ATTRIB_HAS_REPZ);
        as.Bind(&loop_end);
    }

    rec.setGPR(X86_REF_RDI, address_width, rdi);
    rec.setGPR(X86_REF_RCX, address_width, rcx);
}

FAST_HANDLE(SCASW) {
    fast_SCASB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(SCASD) {
    fast_SCASB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(SCASQ) {
    fast_SCASB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(LODSB) {
    ASSERT(!HAS_REP); // it can have rep, but it would be too silly
    ASSERT(instruction.address_width > 16);
    int width = instruction.operand_width;
    x86_size_e address_width = rec.zydisToSize(instruction.address_width);
    x86_size_e size = rec.zydisToSize(width);
    biscuit::GPR rsi = rec.getGPR(X86_REF_RSI, address_width);
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR loaded = rec.scratch();
    biscuit::GPR df = rec.scratch();
    as.LBU(df, offsetof(ThreadState, df), rec.threadStatePointer());

    Label end;
    as.LI(temp, -width / 8);
    as.BNEZ(df, &end);
    as.LI(temp, width / 8);
    as.Bind(&end);

    rec.readMemory(loaded, rsi, 0, size);

    as.ADD(rsi, rsi, temp);

    rec.setGPR(X86_REF_RAX, size, loaded);
    rec.setGPR(X86_REF_RSI, address_width, rsi);
}

FAST_HANDLE(LODSW) {
    fast_LODSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(LODSD) {
    fast_LODSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(LODSQ) {
    fast_LODSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(STOSB) {
    ASSERT(instruction.address_width > 16);
    Label loop_end, loop_body;
    u8 width = instruction.operand_width;
    x86_size_e address_width = rec.zydisToSize(instruction.address_width);
    biscuit::GPR rdi = rec.getGPR(X86_REF_RDI, address_width);
    biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, address_width);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, rec.zydisToSize(width));
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR df = rec.scratch();
    as.LBU(df, offsetof(ThreadState, df), rec.threadStatePointer());

    Label end;
    as.LI(temp, -width / 8);
    as.BNEZ(df, &end);
    as.LI(temp, width / 8);
    as.Bind(&end);
    rec.popScratch();

    if (HAS_REP) {
        rec.repPrologue(&loop_end, rcx);
        as.Bind(&loop_body);
    }

    rec.writeMemory(rax, rdi, 0, rec.zydisToSize(width));
    as.ADD(rdi, rdi, temp);

    if (HAS_REP) {
        rec.repEpilogue(&loop_body, rcx);
        as.Bind(&loop_end);
    }

    rec.setGPR(X86_REF_RDI, address_width, rdi);
    rec.setGPR(X86_REF_RCX, address_width, rcx);
}

FAST_HANDLE(STOSW) {
    fast_STOSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(STOSD) {
    fast_STOSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(STOSQ) {
    fast_STOSB(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVHPS) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec temp = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VSLIDEDOWN(temp, src, 1);
        rec.setVec(&operands[0], temp);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        if (dst == src) {
            biscuit::Vec temp = rec.scratchVec();
            as.VMV1R(temp, src);
            src = temp;
        }
        as.VSLIDEUP(dst, src, 1);
        rec.setVec(&operands[0], dst);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(MOVHPD) {
    fast_MOVHPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(SHUFPD) {
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::GPR temp = rec.scratch();
    biscuit::Vec vtemp = rec.scratchVec();
    biscuit::Vec vsrc = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);

    if ((imm & 0b1) == 0) {
        as.VMV_XS(temp, dst);
    } else {
        as.VSLIDEDOWN(vtemp, dst, 1);
        as.VMV_XS(temp, vtemp);
    }

    if ((imm & 0b10) != 0) {
        as.VSLIDEDOWN(vsrc, src, 1);
    } else {
        vsrc = src;
    }

    as.VSLIDE1UP(vtemp, vsrc, temp);

    rec.setVec(&operands[0], vtemp);
}

FAST_HANDLE(LEAVE) {
    x86_size_e size = rec.zydisToSize(instruction.operand_width);
    biscuit::GPR rbp = rec.getGPR(X86_REF_RBP, size);
    as.ADDI(rbp, rbp, rec.stackPointerSize());
    rec.setGPR(X86_REF_RSP, size, rbp);
    rec.readMemory(rbp, rbp, -rec.stackPointerSize(), size);
    rec.setGPR(X86_REF_RBP, size, rbp);
}

FAST_HANDLE(ENTER) {
    WARN("ENTER instruction encountered");
    x86_size_e size = rec.zydisToSize(instruction.operand_width);
    u16 alloc_size = rec.getImmediate(&operands[0]);
    u8 nesting_level = rec.getImmediate(&operands[1]) & 0x1F;
    biscuit::GPR frame_temp = rec.scratch();
    biscuit::GPR rbp = rec.getGPR(X86_REF_RBP, X86_SIZE_QWORD);
    biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, X86_SIZE_QWORD);

    int bytes = instruction.operand_width / 8;
    biscuit::GPR rsp_temp = rec.scratch();
    rec.writeMemory(rbp, rsp, -bytes, size);
    as.ADDI(rsp_temp, rsp, -bytes);
    rec.setGPR(X86_REF_RSP, size, rsp_temp);
    as.MV(frame_temp, rsp);

    if (nesting_level != 0) {
        biscuit::GPR temp = rec.scratch();
        biscuit::GPR rbp_temp = rec.scratch();
        for (u16 i = 1; i < nesting_level; i++) {
            as.ADDI(rbp_temp, rbp, -bytes);
            rec.setGPR(X86_REF_RBP, size, rbp_temp);
            rec.readMemory(temp, rbp, 0, size);
            rec.writeMemory(temp, rsp, -bytes, size);
            as.ADDI(rsp_temp, rsp, -bytes);
            rec.setGPR(X86_REF_RSP, size, rsp_temp);
        }
        rec.writeMemory(frame_temp, rsp, -bytes, size);
        as.ADDI(rsp_temp, rsp, -bytes);
        rec.setGPR(X86_REF_RSP, size, rsp_temp);
    }

    rec.setGPR(X86_REF_RBP, size, frame_temp);
    rec.addi(rsp_temp, rsp, -alloc_size);
    rec.setGPR(X86_REF_RSP, size, rsp_temp);
}

void SETCC(Recompiler& rec, u64 rip, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, biscuit::GPR cond) {
    rec.setGPR(&operands[0], cond);
}

FAST_HANDLE(SETO) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNO) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETB) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNB) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETZ) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNZ) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETBE) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNBE) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETP) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNP) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETS) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNS) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETL) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNL) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETLE) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(SETNLE) {
    SETCC(rec, rip, instruction, operands, rec.getCond(instruction.opcode & 0xF));
}

FAST_HANDLE(NOT) {
    biscuit::GPR result = rec.scratch();
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    if (needs_atomic) {
        biscuit::GPR address = rec.lea(&operands[0]);
        switch (operands[0].size) {
        case 8: {
            if (Extensions::Zabha) {
                biscuit::GPR minus_one = rec.scratch();
                as.LI(minus_one, -1);
                as.AMOXOR_B(Ordering::AQRL, x0, minus_one, address);
            } else {
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR mask = rec.scratch();
                as.ANDI(masked_address, address, -4);
                as.SLLI(address, address, 3);
                as.LI(mask, 0xFF);
                as.SLLW(mask, mask, address);
                as.AMOXOR_W(Ordering::AQRL, x0, mask, masked_address);
            }
            rec.setLockHandled();
            break;
        }
        case 16: {
            if (Extensions::Zabha) {
                biscuit::GPR minus_one = rec.scratch();
                as.LI(minus_one, -1);
                as.AMOXOR_H(Ordering::AQRL, x0, minus_one, address);
            } else {
                biscuit::Label good_alignment, end;
                biscuit::GPR masked_address = rec.scratch();
                biscuit::GPR mask = rec.scratch();
                as.LI(mask, 0b11);
                as.ANDI(masked_address, address, 0b11);
                as.BNE(masked_address, mask, &good_alignment);

                biscuit::GPR temp = masked_address;
                biscuit::GPR data = mask;
                as.ADDI(temp, rec.threadStatePointer(), offsetof(ThreadState, unaligned_atomics_counter));
                as.LI(data, 1);
                as.AMOADD_D(Ordering::AQRL, x0, data, temp);
                as.FENCETSO();
                as.LHU(data, 0, address);
                as.NOT(data, data);
                as.SH(data, 0, address);
                as.FENCETSO();
                as.J(&end);

                as.Bind(&good_alignment);

                /*
                    andi    a1, a0, -4
                    slli    a0, a0, 3
                    lui     a2, 16
                    addi    a2, a2, -1
                    sllw    a0, a2, a0
                    amoxor.w.aqrl   zero, a0, (a1)
                */
                as.ANDI(masked_address, address, -4);
                as.SLLI(address, address, 3);
                as.LI(mask, 0xFFFF);
                as.SLLW(mask, mask, address);
                as.AMOXOR_W(Ordering::AQRL, x0, mask, masked_address);

                as.Bind(&end);
            }
            rec.setLockHandled();
            break;
        }
        case 32: {
            biscuit::GPR minus_one = rec.scratch();
            as.LI(minus_one, -1);
            as.AMOXOR_W(Ordering::AQRL, x0, minus_one, address);
            rec.setLockHandled();
            break;
        }
        case 64: {
            biscuit::GPR minus_one = rec.scratch();
            as.LI(minus_one, -1);
            as.AMOXOR_D(Ordering::AQRL, x0, minus_one, address);
            rec.setLockHandled();
            break;
        }
        }
    } else {
        biscuit::GPR dst = rec.getGPR(&operands[0]);
        as.NOT(result, dst);
        rec.setGPR(&operands[0], result);
    }
}

FAST_HANDLE(NEG) {
    x86_size_e size = rec.getSize(&operands[0]);
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    if (needs_atomic) {
        WARN_ONCE("Atomic NEG encountered");
    }

    bool needs_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool needs_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool needs_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool needs_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool needs_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool needs_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool needs_any_flag = needs_zf || needs_cf || needs_of || needs_af || needs_pf || needs_sf;
    if (!needs_any_flag && operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && !needs_atomic && g_config.noflag_opts) {
        biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
        biscuit::GPR temp = rec.scratch();
        switch (size) {
        case X86_SIZE_BYTE:
        case X86_SIZE_WORD:
        case X86_SIZE_DWORD: {
            as.NEGW(temp, dst);
            rec.setGPR(&operands[0], temp);
            break;
        }
        case X86_SIZE_BYTE_HIGH: {
            as.SRLI(temp, dst, 8);
            as.NEGW(temp, temp);
            rec.setGPR(&operands[0], temp);
            break;
        }
        case X86_SIZE_QWORD: {
            as.NEG(dst, dst);
            rec.setGPR(&operands[0], dst);
            break;
        }
        default: {
            UNREACHABLE();
            break;
        }
        }
        return;
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0]);

    if (size == X86_SIZE_BYTE || size == X86_SIZE_BYTE_HIGH) {
        as.NEGW(result, dst);
    } else if (size == X86_SIZE_WORD) {
        as.NEGW(result, dst);
    } else if (size == X86_SIZE_DWORD) {
        as.NEGW(result, dst);
    } else if (size == X86_SIZE_QWORD) {
        as.NEG(result, dst);
    } else {
        UNREACHABLE();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SNEZ(cf, dst);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.updateOverflowSub(x0, dst, result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, size);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        biscuit::GPR af = rec.scratch();
        as.ANDI(af, dst, 0xF);
        as.SNEZ(af, af);
        as.SB(af, offsetof(ThreadState, af), rec.threadStatePointer());
        rec.popScratch();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result);
    }

    rec.setGPR(&operands[0], result);
}

// There is no single instruction that can saturate a signed value into an unsigned destination. A sequence of two vector instructions that
// rst removes negative numbers by performing a max against 0 using vmax then clips the resulting unsigned value into the destination
// using vnclipu can be used if setting vxsat value for negative numbers is not required. A vsetvli is required inbetween these two
// instructions to change SEW.
FAST_HANDLE(PACKUSWB) {
    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E16, is_mmx ? 8 : 16, Extensions::VLEN >= 256 ? LMUL::M1 : LMUL::M2);
    as.VMV1R(temp, dst); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 256 || is_mmx) {
        as.VSLIDEUP(temp, src, is_mmx ? 4 : 8);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src);
    }
    as.VMAX(temp2, temp, x0);
    rec.setVectorState(SEW::E8, is_mmx ? 8 : 16);
    as.VNCLIPU(dst, temp2, 0);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PACKUSDW) {
    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, is_mmx ? 4 : 8, Extensions::VLEN >= 256 ? LMUL::M1 : LMUL::M2);
    as.VMV1R(temp, dst); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 256 || is_mmx) {
        as.VSLIDEUP(temp, src, is_mmx ? 2 : 4);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src);
    }
    as.VMAX(temp2, temp, x0);
    rec.setVectorState(SEW::E16, is_mmx ? 4 : 8);
    as.VNCLIPU(dst, temp2, 0);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PACKSSWB) {
    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, is_mmx ? 16 : 32, Extensions::VLEN >= 256 ? LMUL::M1 : LMUL::M2);
    as.VMV1R(temp, dst); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 256 || is_mmx) {
        as.VSLIDEUP(temp, src, is_mmx ? 8 : 16);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src);
    }
    rec.setVectorState(SEW::E8, is_mmx ? 8 : 16);
    as.VNCLIP(dst, temp, 0);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PACKSSDW) {
    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, is_mmx ? 8 : 16, Extensions::VLEN >= 256 ? LMUL::M1 : LMUL::M2);
    as.VMV1R(temp, dst); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 256 || is_mmx) {
        as.VSLIDEUP(temp, src, is_mmx ? 4 : 8);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src);
    }
    rec.setVectorState(SEW::E16, is_mmx ? 4 : 8);
    as.VNCLIP(dst, temp, 0);
    rec.setVec(&operands[0], dst);
}

void ROUND(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::GPR old_rounding = rec.scratch();
    biscuit::GPR new_rounding = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    bool dyn_round = imm & 0b100;
    if (!(imm & 0b1000)) {
        WARN("Ignore precision bit not set for roundsd/roundss");
    }

    rec.setVectorState(sew, vlen);
    RMode rmode = rounding_mode(x86RoundingMode(imm & 0b11));
    as.LI(new_rounding, (int)rmode);
    if (!dyn_round) {
        as.FSRM(old_rounding, new_rounding);
    }
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    as.VFCVT_X_F(temp, src);
    as.VFCVT_F_X(result, temp);

    // There's sign differences when rounding towards zero. For example, round(-0.5) becomes -0.0 in x86, 0.0 in RISC-V
    // So we restore the sign bit after rounding
    as.VFSGNJ(dst, result, src);

    rec.setVec(&operands[0], dst);
    if (!dyn_round) {
        as.FSRM(old_rounding);
    }
}

FAST_HANDLE(ROUNDSS) {
    ROUND(rec, rip, as, instruction, operands, SEW::E32, 1);
}

FAST_HANDLE(ROUNDSD) {
    ROUND(rec, rip, as, instruction, operands, SEW::E64, 1);
}

FAST_HANDLE(ROUNDPS) {
    ROUND(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(ROUNDPD) {
    ROUND(rec, rip, as, instruction, operands, SEW::E64, 2);
}

FAST_HANDLE(PMOVMSKB) {
    bool is_mmx = operands[1].reg.value >= ZYDIS_REGISTER_MM0 && operands[1].reg.value <= ZYDIS_REGISTER_MM7;
    biscuit::GPR scratch = rec.scratch();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec temp = rec.scratchVec();

    rec.setVectorState(SEW::E8, 16);
    as.VMSLT(temp, src, x0);

    rec.setVectorState(SEW::E64, 2);
    as.VMV_XS(scratch, temp);

    rec.zext(scratch, scratch, is_mmx ? X86_SIZE_BYTE : X86_SIZE_WORD);

    rec.setGPR(&operands[0], scratch);
}

FAST_HANDLE(MOVSHDUP) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec left = rec.scratchVec();
    biscuit::Vec right = rec.scratchVec();

    as.LI(shift, 32);
    rec.setVectorState(SEW::E64, 2);
    as.VSRL(right, src, shift);
    as.VSLL(left, right, shift);
    as.VOR(dst, left, right);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MOVSLDUP) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec left = rec.scratchVec();
    biscuit::Vec right = rec.scratchVec();

    as.LI(shift, 32);
    rec.setVectorState(SEW::E64, 2);
    as.VSLL(left, src, shift);
    as.VSRL(right, left, shift);
    as.VOR(dst, left, right);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MONITOR) {
    WARN_ONCE("This program uses MONITOR which is a NOP for us");
}

FAST_HANDLE(MWAIT) {
    WARN_ONCE("This program uses MWAIT which is a NOP for us");
}

FAST_HANDLE(PTEST) {
    biscuit::Vec zmask = rec.scratchVec();
    biscuit::Vec cmask = rec.scratchVec();
    biscuit::Vec resultz = rec.scratchVec();
    biscuit::Vec resultc = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    // PTEST with the same register is common to check if all the elements
    // of a single register are zero. In which case, CF is always 1 because (a & ~a) = 0,
    // and we don't need to perform a VAND
    bool same = dst == src;

    rec.setVectorState(SEW::E64, 2);
    if (!same) {
        as.VAND(resultz, dst, src);
        if (Extensions::Zvbb) {
            as.VANDN(resultc, src, dst);
        } else {
            biscuit::Vec dst_not = rec.scratchVec();
            as.VXOR(dst_not, dst, -1);
            as.VAND(resultc, src, dst_not);
        }
    } else {
        resultz = dst;
    }

    // Set mask if not equal zero. Then we can check if that GPR is zero, to set the zero flag
    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.VMSNE(zmask, resultz, 0);
        as.VMV_XS(zf, zmask);
        // No need to do a full zext, just shift left
        as.SLLI(zf, zf, 62); // only care about lower 2 bits for the 2 64-bit elements
        as.SEQZ(zf, zf);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        if (!same) {
            as.VMSNE(cmask, resultc, 0);
            as.VMV_XS(cf, cmask);
            as.SLLI(cf, cf, 62);
            as.SEQZ(cf, cf);
        } else {
            as.LI(cf, 1);
        }
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        as.SB(x0, offsetof(ThreadState, af), rec.threadStatePointer());
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.MV(of, x0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        biscuit::GPR sf = rec.flag(X86_REF_SF);
        as.MV(sf, x0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        as.SB(x0, offsetof(ThreadState, pf), rec.threadStatePointer());
    }
}

FAST_HANDLE(MOVMSKPS) {
    biscuit::Vec mask = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR dst = rec.scratch();

    rec.setVectorState(SEW::E32, 4);
    as.VMSLT(mask, src, x0);
    as.VMV_XS(dst, mask);
    as.ANDI(dst, dst, 0b1111);
    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(MOVMSKPD) {
    biscuit::Vec mask = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR dst = rec.scratch();

    rec.setVectorState(SEW::E64, 2);
    as.VMSLT(mask, src, x0);
    as.VMV_XS(dst, mask);
    as.ANDI(dst, dst, 0b11);
    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(PMOVZXBQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst != src) {
        as.VZEXTVF8(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VZEXTVF8(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVZXBD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    if (dst != src) {
        as.VZEXTVF4(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VZEXTVF4(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVZXBW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E16, 8);
    if (dst != src) {
        as.VZEXTVF2(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VZEXTVF2(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVZXWD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    if (dst != src) {
        as.VZEXTVF2(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VZEXTVF2(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVZXWQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst != src) {
        as.VZEXTVF4(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VZEXTVF4(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVZXDQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst != src) {
        as.VZEXTVF2(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VZEXTVF2(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVSXBQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst != src) {
        as.VSEXTVF8(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VSEXTVF8(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVSXBD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    if (dst != src) {
        as.VSEXTVF4(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VSEXTVF4(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVSXBW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E16, 8);
    if (dst != src) {
        as.VSEXTVF2(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VSEXTVF2(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVSXWD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    if (dst != src) {
        as.VSEXTVF2(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VSEXTVF2(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVSXWQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst != src) {
        as.VSEXTVF4(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VSEXTVF4(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMOVSXDQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    if (dst != src) {
        as.VSEXTVF2(dst, src);
    } else {
        biscuit::Vec result = rec.scratchVec();
        as.VSEXTVF2(result, src);
        dst = result;
    }

    rec.setVec(&operands[0], dst);
}

void PCMPEQ(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec zero = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VMV(zero, 0);
    as.VMSEQ(v0, dst, src);
    as.VMERGE(dst, zero, -1ll);
    rec.v0Modified();
    rec.setVec(&operands[0], dst);
}

void PCMPGT(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec zero = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    as.VMV(zero, 0);
    as.VMSLT(v0, src, dst);
    as.VMERGE(dst, zero, -1ll);
    rec.v0Modified();
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PCMPEQB) {
    PCMPEQ(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PCMPEQW) {
    PCMPEQ(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PCMPEQD) {
    PCMPEQ(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(PCMPEQQ) {
    PCMPEQ(rec, rip, as, instruction, operands, SEW::E64, 2);
}

FAST_HANDLE(PCMPGTB) {
    PCMPGT(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PCMPGTW) {
    PCMPGT(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PCMPGTD) {
    PCMPGT(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(PCMPGTQ) {
    PCMPGT(rec, rip, as, instruction, operands, SEW::E64, 2);
}

void CMPP(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b111;
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec temp1 = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    // TODO: technically wrong to use this enum I think but the operations are the same generally
    switch (imm) {
    case EQ_OQ: {
        as.VMFEQ(v0, dst, src);
        break;
    }
    case LT_OS: {
        as.VMFLT(v0, dst, src);
        break;
    }
    case LE_OS: {
        as.VMFLE(v0, dst, src);
        break;
    }
    case UNORD_Q: {
        // Set if either are NaN
        as.VMFNE(temp1, dst, dst);
        as.VMFNE(temp2, src, src);
        as.VMOR(v0, temp1, temp2);
        break;
    }
    case NEQ_UQ: {
        as.VMFNE(temp1, dst, dst);
        as.VMFNE(temp2, src, src);
        as.VMFNE(v0, dst, src);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case NLT_US: {
        as.VMFNE(temp1, dst, dst);
        as.VMFNE(temp2, src, src);
        as.VMFLE(v0, src, dst);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case NLE_US: {
        as.VMFNE(temp1, dst, dst);
        as.VMFNE(temp2, src, src);
        as.VMFLT(v0, src, dst);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case ORD_Q: {
        // Set if neither are NaN
        as.VMFEQ(temp1, dst, dst);
        as.VMFEQ(temp2, src, src);
        as.VMAND(v0, temp1, temp2);
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    // Set to 1s where the mask is set
    as.VMV(result, 0);
    as.VOR(result, result, -1, VecMask::Yes);

    rec.v0Modified();
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(CMPPS) {
    CMPP(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(CMPPD) {
    CMPP(rec, rip, as, instruction, operands, SEW::E64, 2);
}

// This instruction is MMX only
FAST_HANDLE(PSHUFW) {
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    u8 imm = rec.getImmediate(&operands[2]);
    u64 el0 = imm & 0b11;
    u64 el1 = (imm >> 2) & 0b11;
    u64 el2 = (imm >> 4) & 0b11;
    u64 el3 = (imm >> 6) & 0b11;

    biscuit::GPR temp = rec.scratch();
    biscuit::Vec iota = rec.scratchVec();
    u64 mask = (el3 << 48) | (el2 << 32) | (el1 << 16) | el0;
    rec.setVectorState(SEW::E64, 1);
    as.LI(temp, mask);
    as.VMV_SX(iota, temp);

    rec.setVectorState(SEW::E16, 4);
    as.VRGATHER(dst, src, iota);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PSHUFD) {
    u8 imm = rec.getImmediate(&operands[2]);
    u64 el0 = imm & 0b11;
    u64 el1 = (imm >> 2) & 0b11;
    u64 el2 = (imm >> 4) & 0b11;
    u64 el3 = (imm >> 6) & 0b11;
    bool all_same = (el0 == el1) && (el0 == el2) && (el0 == el3);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].reg.value != operands[1].reg.value) {
        result = rec.getVec(&operands[0]); // write directly to dst since we know they are different
    }

    if (all_same) {
        rec.setVectorState(SEW::E32, 4);
        as.VRGATHER(result, src, el0);
    } else {
        biscuit::GPR temp = rec.scratch();
        biscuit::Vec iota = rec.scratchVec();
        rec.setVectorState(SEW::E64, 2);
        u64 mask = (el3 << 48) | (el2 << 32) | (el1 << 16) | el0;
        as.LI(temp, mask);
        as.VMV_SX(iota, temp);
        rec.setVectorState(SEW::E32, 4);
        as.VRGATHEREI16(result, src, iota);
    }

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(SHUFPS) {
    u8 imm = rec.getImmediate(&operands[2]);
    u64 el0 = imm & 0b11;
    u64 el1 = (imm >> 2) & 0b11;
    u64 el2 = (imm >> 4) & 0b11;
    u64 el3 = (imm >> 6) & 0b11;
    bool all_same = (el0 == el1) && (el0 == el2) && (el0 == el3);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].reg.value == operands[1].reg.value) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec dst = rec.getVec(&operands[0]);
        if (all_same) {
            // We can simplify iota construction by splatting a vector register
            rec.setVectorState(SEW::E32, 4);
            as.VRGATHER(result, dst, el0);
        } else {
            biscuit::Vec iota = rec.scratchVec();
            rec.setVectorState(SEW::E64, 2);
            biscuit::GPR iota_gpr = rec.scratch();
            u64 full = (el3 << 48) | (el2 << 32) | (el1 << 16) | el0;
            as.LI(iota_gpr, full);
            as.VMV_SX(iota, iota_gpr);
            rec.setVectorState(SEW::E32, 4);
            as.VRGATHEREI16(result, dst, iota);
        }
        rec.setVec(&operands[0], result);
    } else {
        biscuit::Vec iota = rec.scratchVec();
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec result1 = rec.scratchVec();
        biscuit::Vec result2 = rec.scratchVec();

        u32 imm1 = el1 << 16 | el0;
        rec.setVectorState(SEW::E32, 4);
        rec.vsplat(iota, imm1);
        as.VRGATHEREI16(result1, dst, iota);

        if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            // Do an indexed load for this one which will do the gather for us
            u32 imm2 = (el3 * 4) << 8 | (el2 * 4); // use indexed load with 8-bit index
            biscuit::GPR address = rec.lea(&operands[1], false);
            biscuit::Vec index = rec.scratchVec();
            rec.vsplat(index, imm2);
            as.VLUXEI8(result2, address, index);
        } else {
            biscuit::Vec src = rec.getVec(&operands[1]);
            u32 imm2 = el3 << 16 | el2;
            if (imm1 != imm2) {
                rec.vsplat(iota, imm2);
            }
            as.VRGATHEREI16(result2, src, iota);
        }
        as.VSLIDEUP(result1, result2, 2);

        rec.setVec(&operands[0], result1);
    }
}

FAST_HANDLE(PSHUFB) {
    biscuit::GPR bitmask = rec.scratch();
    biscuit::Vec tmp = rec.scratchVec();
    biscuit::Vec mask_masked = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec mask = rec.getVec(&operands[1]);

    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    if (is_mmx) {
        as.LI(bitmask, 0b10000111);
        rec.setVectorState(SEW::E8, 8);
    } else {
        // Keep 0...3 for regular shifting and bit 7 which indicates resulting element goes to 0, maps well with vrgather this way
        as.LI(bitmask, 0b10001111);
        rec.setVectorState(SEW::E8, 16);
    }

    as.VAND(mask_masked, mask, bitmask);
    as.VRGATHER(tmp, dst, mask_masked);

    rec.setVec(&operands[0], tmp);

    ASSERT_MSG(Extensions::VLEN < 2048, "Woah... How did you get a 2048-bit VLEN device? Our PSHUFB implementation would break");
}

FAST_HANDLE(PBLENDVB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec mask = rec.getVec(X86_REF_XMM0);

    rec.setVectorState(SEW::E8, 16);
    as.VMSLT(v0, mask, x0);
    as.VMERGE(dst, dst, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(PBLENDW) {
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::GPR mask = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E16, 8);
    as.LI(mask, imm);
    as.VMV(v0, mask);
    as.VMERGE(dst, dst, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(BLENDPS) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b1111;
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, imm);
    as.VMERGE(dst, dst, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(BLENDVPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec mask = rec.getVec(X86_REF_XMM0); // I see where VMERGE took inspiration from /j

    rec.setVectorState(SEW::E32, 4);
    as.VMSLT(v0, mask, x0);
    as.VMERGE(dst, dst, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(BLENDPD) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b11;
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    as.VMV(v0, imm);
    as.VMERGE(dst, dst, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(BLENDVPD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec mask = rec.getVec(X86_REF_XMM0);

    rec.setVectorState(SEW::E64, 2);
    as.VMSLT(v0, mask, x0);
    as.VMERGE(dst, dst, src);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(DPPS) {
    biscuit::GPR splat = rec.scratch();
    biscuit::Vec mul = rec.scratchVec();
    biscuit::Vec sum = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    u8 immediate = rec.getImmediate(&operands[2]);

    u8 mmask = immediate >> 4;
    u8 zmask = ~immediate & 0b1111;

    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, mmask);
    as.VMV(mul, 0);
    as.VMV(sum, 0);
    as.VFMUL(mul, dst, src, VecMask::Yes);
    as.VFREDUSUM(sum, mul, sum);
    as.VMV_XS(splat, sum);
    as.VMV(dst, splat);

    if (zmask != 0) {
        as.VMV(v0, zmask);
        as.VXOR(dst, dst, dst, VecMask::Yes);
    } else {
        // Using all elements
    }

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(DPPD) {
    biscuit::GPR splat = rec.scratch();
    biscuit::Vec mul = rec.scratchVec();
    biscuit::Vec sum = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    u8 immediate = rec.getImmediate(&operands[2]);

    u8 mmask = immediate >> 4;
    u8 zmask = ~immediate & 0b11;

    rec.setVectorState(SEW::E64, 2);
    as.VMV(v0, mmask);
    as.VMV(mul, 0);
    as.VMV(sum, 0);
    as.VFMUL(mul, dst, src, VecMask::Yes);
    as.VFREDUSUM(sum, mul, sum);
    as.VMV_XS(splat, sum);
    as.VMV(dst, splat);

    if (zmask != 0) {
        as.VMV(v0, zmask);
        as.VXOR(dst, dst, dst, VecMask::Yes);
    } else {
        // Using all elements
    }

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(PSHUFLW) {
    u8 imm = rec.getImmediate(&operands[2]);
    u64 el0 = imm & 0b11;
    u64 el1 = (imm >> 2) & 0b11;
    u64 el2 = (imm >> 4) & 0b11;
    u64 el3 = (imm >> 6) & 0b11;
    u64 low = el0 | el1 << 16 | el2 << 32 | el3 << 48;

    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec iota = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();

    rec.setVectorState(SEW::E64, 2);
    rec.vsplat(iota, low);
    rec.setVectorState(SEW::E16, 4);
    as.VMV1R(result, src);
    as.VRGATHER(result, src, iota);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(PSHUFHW) {
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR high_gpr = rec.scratch();
    biscuit::GPR tmp = rec.scratch();
    biscuit::Vec iota = rec.scratchVec();
    biscuit::Vec iota2 = rec.scratchVec();

    u64 el0 = 4 + (imm & 0b11);
    u64 el1 = 4 + ((imm >> 2) & 0b11);
    u64 el2 = 4 + ((imm >> 4) & 0b11);
    u64 el3 = 4 + ((imm >> 6) & 0b11);
    u64 high = el0 | el1 << 16 | el2 << 32 | el3 << 48;

    rec.setVectorState(SEW::E64, 2);
    as.LI(high_gpr, high);
    as.VMV_SX(iota, high_gpr);
    as.VSLIDE1UP(iota2, iota, x0);

    rec.setVectorState(SEW::E16, 8);
    as.VMV(result, src); // to move the low words

    as.LI(tmp, 0b11110000); // operate on top words only
    as.VMV(v0, tmp);

    as.VRGATHER(result, src, iota2, VecMask::Yes);

    rec.setVec(&operands[0], result);
    rec.v0Modified();
}

FAST_HANDLE(PALIGNR) {
    int elements = operands[0].size / 8;
    u8 imm = rec.getImmediate(&operands[2]);
    if (imm == elements) {
        WARN("palingr is nop?");
        return;
    }

    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    if (imm >= elements * 2) {
        rec.setVectorState(SEW::E8, elements);
        as.VXOR(dst, dst, dst);
        rec.setVec(&operands[0], dst);
        return;
    }

    biscuit::Vec result = rec.scratchVec();
    rec.setVectorState(SEW::E8, 16);

    if (imm > elements) {
        as.VXOR(result, result, result);
        rec.setVectorState(SEW::E8, 2 * elements - imm);
        as.VSLIDEDOWN(result, dst, imm - elements);
    } else {
        as.VSLIDEDOWN(result, src, imm);
        as.VSLIDEUP(result, dst, elements - imm);
    }
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(BSF) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    (void)dst; // must be loaded since conditional code follows
    biscuit::GPR zf = rec.flag(X86_REF_ZF);

    Label end;
    as.SEQZ(zf, src);
    as.BEQZ(src, &end);

    as.CTZ(result, src);

    rec.setGPR(&operands[0], result);

    as.Bind(&end);
}

FAST_HANDLE(TZCNT) {
    if (instruction.operand_width == 16) {
        // Unlike 32/64-bit operands, there's no CTZH
        // To avoid having to do a branch, we can insert the 16th bit to the src
        // If the src operand is 0, the CTZW will return 16 because it found that bit
        x86_ref_e dst_ref = rec.zydisToRef(operands[0].reg.value);
        biscuit::GPR dst = rec.allocatedGPR(dst_ref); // don't zext
        biscuit::GPR src;
        if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // don't zext this either, we will insert a bit anyway
        } else {
            src = rec.getGPR(&operands[1]);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
                rec.zext(cf, src, X86_SIZE_WORD);
                as.SEQZ(cf, cf);
            } else {
                as.SEQZ(cf, src);
            }
        }

        biscuit::GPR result = rec.scratch();
        biscuit::GPR modified_src = rec.scratch();
        biscuit::GPR modified_dst = rec.scratch();
        as.BSETI(modified_src, src, 16);
        as.CTZW(result, modified_src);
        as.SRLI(modified_dst, dst, 16);
        as.SLLI(modified_dst, modified_dst, 16);
        as.OR(dst, modified_dst, result);
        rec.setGPR(dst_ref, X86_SIZE_QWORD, dst);

        if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
            biscuit::GPR zf = rec.flag(X86_REF_ZF);
            as.SEQZ(zf, result);
        }
    } else if (instruction.operand_width == 32 || instruction.operand_width == 64) {
        x86_ref_e dst_ref = rec.zydisToRef(operands[0].reg.value);
        biscuit::GPR dst = rec.allocatedGPR(dst_ref); // don't zext
        biscuit::GPR src;
        if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // don't zext this either, CTZW will deal with 32 bits only anyway
        } else {
            src = rec.getGPR(&operands[1]);
        }

        if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
            biscuit::GPR cf = rec.flag(X86_REF_CF);
            if (instruction.operand_width == 32 && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
                rec.zext(cf, src, X86_SIZE_DWORD);
                as.SEQZ(cf, cf);
            } else {
                as.SEQZ(cf, src);
            }
        }

        // behavior if src == 0 matches nicely here
        if (instruction.operand_width == 32) {
            as.CTZW(dst, src);
        } else {
            as.CTZ(dst, src);
        }
        rec.setGPR(dst_ref, X86_SIZE_QWORD, dst);

        if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
            biscuit::GPR zf = rec.flag(X86_REF_ZF);
            as.SEQZ(zf, dst);
        }
    } else {
        UNREACHABLE();
    }
}

void BITSTRING_func(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, u64 func) {
    // Special case where the memory may index past the effective address, only when offset is a register
    biscuit::GPR base = rec.lea(&operands[0]);
    biscuit::GPR bit = rec.getGPR(&operands[1]);
    biscuit::GPR retval = rec.scratch();
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        u8 bit_size = operands[0].size;
        as.ANDI(bit, bit, bit_size - 1);
    }
    rec.writebackState();
    rec.sext(a1, bit, rec.zydisToSize(operands[1].size));
    as.MV(a0, base);
    rec.call(func);
    as.MV(retval, a0); // so restoreState doesn't ovewrite
    rec.restoreState();

    // Write result to CF
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    as.MV(cf, retval);
}

FAST_HANDLE(BTC) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        BITSTRING_func(rec, rip, as, instruction, operands, (u64)&felix86_btc);
        rec.setLockHandled();
        return;
    }

    biscuit::GPR bit = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);

    biscuit::GPR shift = rec.scratch();
    biscuit::GPR mask = rec.scratch();
    biscuit::GPR result = rec.scratch();

    u8 bit_size = operands[0].size;
    as.ANDI(shift, bit, bit_size - 1);
    as.SRL(cf, dst, shift);
    as.ANDI(cf, cf, 1);
    as.LI(mask, 1);
    as.SLL(mask, mask, shift);
    as.XOR(result, dst, mask);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(BT) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        BITSTRING_func(rec, rip, as, instruction, operands, (u64)&felix86_bt);
        rec.setLockHandled();
        return;
    }

    biscuit::GPR shift = rec.scratch();
    biscuit::GPR bit = rec.getGPR(&operands[1]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR dst = rec.getGPR(&operands[0]);

    u8 bit_size = operands[0].size;
    as.ANDI(shift, bit, bit_size - 1);

    as.SRL(cf, dst, shift);
    as.ANDI(cf, cf, 1);
}

FAST_HANDLE(BTS) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        BITSTRING_func(rec, rip, as, instruction, operands, (u64)&felix86_bts);
        rec.setLockHandled();
        return;
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR bit = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR shift = rec.scratch();

    u8 bit_size = operands[0].size;
    as.ANDI(shift, bit, bit_size - 1);
    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SRL(cf, dst, shift);
        as.ANDI(cf, cf, 1);
    }

    biscuit::GPR one = rec.scratch();
    as.LI(one, 1);
    as.SLL(one, one, shift);
    as.OR(result, dst, one);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(BTR) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        BITSTRING_func(rec, rip, as, instruction, operands, (u64)&felix86_btr);
        rec.setLockHandled();
        return;
    }

    biscuit::GPR result = rec.scratch();
    biscuit::GPR bit = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR shift = rec.scratch();

    u8 bit_size = operands[0].size;
    as.ANDI(shift, bit, bit_size - 1);
    as.SRL(cf, dst, shift);
    as.ANDI(cf, cf, 1);
    biscuit::GPR one = rec.scratch();
    as.LI(one, 1);
    as.SLL(one, one, shift);
    as.NOT(one, one);
    as.AND(result, dst, one);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(BLSR) {
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR result = rec.scratch();

    as.ADDI(result, src, -1);
    as.AND(result, result, src);

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SEQZ(cf, src);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, rec.zydisToSize(operands[0].size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, rec.zydisToSize(operands[0].size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(BLSI) {
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR result = rec.scratch();

    as.NEG(result, src);
    as.AND(result, result, src);

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SNEZ(cf, src);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, rec.zydisToSize(operands[0].size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, rec.zydisToSize(operands[0].size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(BLSMSK) {
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR result = rec.scratch();

    as.ADDI(result, src, -1);
    as.XOR(result, result, src);

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SEQZ(cf, src);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.clearFlag(X86_REF_ZF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, rec.zydisToSize(operands[0].size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(BEXTR) {
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR control = rec.getGPR(&operands[2]);
    biscuit::GPR result = rec.scratch();
    biscuit::GPR start = rec.scratch();
    biscuit::GPR len = rec.scratch();
    biscuit::GPR mask = rec.scratch();
    biscuit::GPR condition = rec.scratch();

    as.SRLI(len, control, 8);
    as.ANDI(len, len, 0xFF);
    as.ANDI(start, control, 0xFF);
    as.LI(mask, 1);
    as.SLL(mask, mask, len);
    as.ADDI(mask, mask, -1);

    // If len > size, set mask to all ones
    as.SLTIU(condition, len, operands[0].size);
    as.LI(result, -1);
    as.CZERO_NEZ(result, result, condition);
    as.OR(mask, mask, result);

    as.SRL(result, src, start);
    as.AND(result, result, mask);

    // If start > size, zero the result
    as.SLTIU(condition, start, operands[0].size);
    as.CZERO_EQZ(result, result, condition);

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        rec.clearFlag(X86_REF_CF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, rec.zydisToSize(operands[0].size));
    }

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(SHLX) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    biscuit::GPR shift = rec.getGPR(&operands[2], X86_SIZE_QWORD);
    if (operands[0].size == 64) {
        as.SLL(dst, src, shift);
    } else if (operands[0].size == 32) {
        as.SLLW(dst, src, shift);
    } else {
        UNREACHABLE();
    }
    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(SHRX) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    biscuit::GPR shift = rec.getGPR(&operands[2], X86_SIZE_QWORD);
    if (operands[0].size == 64) {
        as.SRL(dst, src, shift);
    } else if (operands[0].size == 32) {
        as.SRLW(dst, src, shift);
    } else {
        UNREACHABLE();
    }
    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(SARX) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    biscuit::GPR shift = rec.getGPR(&operands[2], X86_SIZE_QWORD);
    if (operands[0].size == 64) {
        as.SRA(dst, src, shift);
    } else if (operands[0].size == 32) {
        as.SRAW(dst, src, shift);
    } else {
        UNREACHABLE();
    }
    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(RORX) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    u8 shift = rec.getImmediate(&operands[2]);
    if (operands[0].size == 64) {
        shift &= 0x3F;
        as.RORI(dst, src, shift);
    } else if (operands[0].size == 32) {
        shift &= 0x1F;
        as.RORIW(dst, src, shift);
    } else {
        UNREACHABLE();
    }
    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(MULX) {
    biscuit::GPR hi_dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR lo_dst = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    if (operands[0].size == 64) {
        biscuit::GPR src = rec.getGPR(&operands[2], X86_SIZE_QWORD);
        biscuit::GPR rdx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        as.MUL(lo_dst, src, rdx);
        as.MULHU(hi_dst, src, rdx);
        rec.setGPR(&operands[0], hi_dst);
        rec.setGPR(&operands[1], lo_dst);
    } else if (operands[0].size == 32) {
        biscuit::GPR src = rec.getGPR(&operands[2], X86_SIZE_QWORD);
        biscuit::GPR rdx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        as.MUL(lo_dst, src, rdx);
        as.SRLI(hi_dst, lo_dst, 32);
        as.ZEXTW(lo_dst, lo_dst);
        rec.setGPR(operands[0].reg.value, X86_SIZE_QWORD, hi_dst);
        rec.setGPR(operands[1].reg.value, X86_SIZE_QWORD, lo_dst);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(BZHI) {
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    biscuit::GPR index = rec.getGPR(&operands[2], X86_SIZE_QWORD);
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR max = rec.scratch();
    biscuit::GPR neg_shift = rec.scratch();
    biscuit::GPR result = rec.scratch();
    biscuit::Label no_zero;
    as.MV(result, src);
    as.ANDI(temp, index, 0xFF);
    as.LI(max, 63);
    as.BGT(temp, max, &no_zero);
    as.ANDI(temp, temp, 0x3F); // TODO: is this necessary?
    as.NEG(neg_shift, temp);
    as.SLL(result, result, neg_shift);
    as.SRL(result, result, neg_shift);
    as.CZERO_EQZ(result, result, temp); // if it's 0 we just clear the register
    as.Bind(&no_zero);
    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.LI(max, operands[0].size - 1);
        as.SGTU(cf, index, max);
    }
    rec.setGPR(&operands[0], result);
    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.SEQZ(zf, dst);
    }
    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(dst, rec.zydisToSize(operands[0].size));
    }
    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }
}

void BSR(Recompiler& rec, Assembler& as, biscuit::GPR result, biscuit::GPR src, int size) {
    if (size == 64) {
        as.CLZ(result, src);
        as.XORI(result, result, 63);
    } else if (size == 32) {
        as.CLZW(result, src);
        as.XORI(result, result, 31);
    } else if (size == 16) {
        as.SLLI(result, src, 16);
        as.CLZW(result, result);
        as.XORI(result, result, 15);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(BSR) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    (void)dst; // must be loaded since conditional code follows
    biscuit::GPR zf = rec.flag(X86_REF_ZF);

    Label end;
    as.SEQZ(zf, src);
    as.BEQZ(src, &end);
    BSR(rec, as, result, src, instruction.operand_width);
    rec.setGPR(&operands[0], result);

    as.Bind(&end);
}

FAST_HANDLE(LZCNT) {
    x86_ref_e dst_ref = rec.zydisToRef(operands[0].reg.value);
    biscuit::GPR dst = rec.allocatedGPR(dst_ref); // don't zext
    biscuit::GPR src;
    bool zexted = false;
    biscuit::GPR zexted_src = rec.scratch();
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // don't zext here
    } else {
        src = rec.getGPR(&operands[1]);
        zexted_src = src;
        zexted = true;
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        if (instruction.operand_width == 64) {
            as.SEQZ(cf, src);
        } else {
            if (!zexted) {
                rec.zext(zexted_src, src, rec.zydisToSize(instruction.operand_width));
                zexted = true;
            }
            as.SEQZ(cf, zexted_src);
        }
    }

    biscuit::GPR result;
    if (instruction.operand_width == 16) {
        result = rec.scratch();
        biscuit::GPR modified_dst = rec.scratch();
        if (!zexted) {
            as.ZEXTH(zexted_src, src);
        }
        as.CLZW(result, zexted_src);
        as.ADDI(result, result, -16); // top 16 bits are zero in clzw
        as.SRLI(modified_dst, dst, 16);
        as.SLLI(modified_dst, modified_dst, 16);
        as.OR(dst, modified_dst, result);
        rec.setGPR(dst_ref, X86_SIZE_QWORD, dst);
    } else if (instruction.operand_width == 32 || instruction.operand_width == 64) {
        if (instruction.operand_width == 32) {
            as.CLZW(dst, src);
        } else {
            as.CLZ(dst, src);
        }
        result = dst;
        rec.setGPR(dst_ref, X86_SIZE_QWORD, dst);
    } else {
        UNREACHABLE();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.SEQZ(zf, result);
    }
}

void POPCNT(Recompiler& rec, Assembler& as, biscuit::GPR result, biscuit::GPR src, int size) {
    // hardware CPOP (population count)
    if (size == 64) {
        as.CPOP(result, src);
    } else if (size == 32) {
        as.CPOPW(result, src);
    } else if (size == 16) {
        as.CPOPW(result, src);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(POPCNT) {
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR result = rec.scratch();

    POPCNT(rec, as, result, src, instruction.operand_width);

    rec.setGPR(&operands[0], result);

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.SEQZ(zf, result);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        rec.clearFlag(X86_REF_OF);
    }
    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.clearFlag(X86_REF_SF);
    }
    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        rec.clearFlag(X86_REF_AF);
    }
    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        rec.clearFlag(X86_REF_CF);
    }
    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.clearFlag(X86_REF_PF);
    }
}

FAST_HANDLE(BSWAP) {
    x86_size_e size = rec.getSize(&operands[0]);
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::GPR temp = rec.scratch();

    if (size == X86_SIZE_DWORD) {
        as.REV8(temp, dst);
        as.SRLI(dst, temp, 32);
    } else if (size == X86_SIZE_QWORD) {
        as.REV8(dst, dst);
    } else if (size == X86_SIZE_WORD) {
        // This is undefined as per the manual, but exists in GenshinImpact.exe
        WARN("BSWAP with word: %lx", rip);
        as.REV8(temp, dst);
        as.SRLI(temp, temp, 48);
        rec.setGPR(&operands[0], temp);
        return;
    }

    x86_ref_e ref = rec.zydisToRef(operands[0].reg.value);
    rec.setGPR(ref, X86_SIZE_QWORD, dst);
}

FAST_HANDLE(MOVLPS) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        ASSERT(operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY);
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);

        rec.setVectorState(SEW::E64, 1);
        as.VMV(dst, src);

        rec.setVec(&operands[0], dst);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(MOVLPD) {
    fast_MOVLPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVHLPS) {
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 1);
    as.VSLIDEDOWN(dst, src, 1);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(ROL) {
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE && operands[1].imm.value.u == 0) {
        WARN("ROL with imm==0?");
        return;
    }

    bool needs_flags = rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF);
    if ((operands[0].size == 32 || operands[0].size == 64) && Extensions::Zicond && g_config.noflag_opts && !needs_flags) {
        biscuit::GPR dst;
        if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            dst = rec.getGPR(&operands[0], X86_SIZE_QWORD); // don't zext
        } else {
            dst = rec.getGPR(&operands[0]);
        }

        if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
            if (operands[0].size == 32) {
                biscuit::GPR result = rec.scratch();
                as.RORIW(result, dst, (32 - operands[1].imm.value.u) & 0x1F);
                rec.setGPR(&operands[0], result);
            } else {
                as.RORI(dst, dst, (64 - operands[1].imm.value.u) & 0x3F);
                rec.setGPR(&operands[0], dst);
            }
        } else if (operands[0].size == 32) {
            // We need to do extra work here to make sure not to zero-extend if the rotated count is zero
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // we will mask it ourselves
            biscuit::GPR masked_src = rec.scratch();
            biscuit::GPR is_zero = rec.scratch();
            as.ANDI(masked_src, src, operands[0].size - 1);
            as.SEQZ(is_zero, masked_src);
            biscuit::GPR rotated = rec.scratch();
            as.ROLW(rotated, dst, masked_src);
            as.ZEXTW(rotated, rotated);

            biscuit::GPR not_zero = rec.scratch();
            as.CZERO_EQZ(not_zero, dst, is_zero);
            as.CZERO_NEZ(masked_src, rotated, is_zero);
            as.OR(dst, masked_src, not_zero);

            if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
                x86_ref_e ref = rec.zydisToRef(operands[0].reg.value);
                rec.setGPR(ref, X86_SIZE_QWORD, dst);
            } else {
                rec.setGPR(&operands[0], dst);
            }
        } else if (operands[0].size == 64) {
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // ROL will mask for us
            as.ROL(dst, dst, src);
            rec.setGPR(&operands[0], dst);
        } else {
            UNREACHABLE();
        }
    } else {
        x86_size_e size = rec.getSize(&operands[0]);
        biscuit::GPR dst = rec.getGPR(&operands[0]);
        biscuit::GPR src = rec.getGPR(&operands[1]);
        biscuit::GPR count = rec.scratch();

        Label zero_count;

        // TODO: optimize rotate with immediate to skip this check
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.ANDI(count, src, rec.getBitSize(size) == 64 ? 63 : 31);
        as.BEQZ(count, &zero_count);

        biscuit::GPR temp = rec.scratch();
        biscuit::GPR neg_count = rec.scratch();
        as.NEG(neg_count, count);
        as.ANDI(neg_count, neg_count, rec.getBitSize(size) - 1);
        as.SLL(temp, dst, count);
        as.SRL(neg_count, dst, neg_count);
        as.OR(dst, temp, neg_count);
        as.ANDI(cf, dst, 1);
        as.SRLI(of, dst, rec.getBitSize(size) - 1);
        as.XOR(of, of, cf);

        rec.setGPR(&operands[0], dst);

        as.Bind(&zero_count);
    }
}

FAST_HANDLE(ROR) {
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE && operands[1].imm.value.u == 0) {
        WARN("ROR with imm==0?");
        return;
    }

    bool needs_flags = rec.shouldEmitFlag(rip, X86_REF_CF) || rec.shouldEmitFlag(rip, X86_REF_OF);
    if ((operands[0].size == 32 || operands[0].size == 64) && Extensions::Zicond && g_config.noflag_opts && !needs_flags) {
        biscuit::GPR dst;
        if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            dst = rec.getGPR(&operands[0], X86_SIZE_QWORD); // don't zext
        } else {
            dst = rec.getGPR(&operands[0]);
        }

        if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
            if (operands[0].size == 32) {
                biscuit::GPR result = rec.scratch();
                as.RORIW(result, dst, operands[1].imm.value.u & 0x1F);
                rec.setGPR(&operands[0], result);
            } else {
                as.RORI(dst, dst, operands[1].imm.value.u & 0x3F);
                rec.setGPR(&operands[0], dst);
            }
        } else if (operands[0].size == 32) {
            // We need to do extra work here to make sure not to zero-extend if the rotated count is zero
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // we will mask it ourselves
            biscuit::GPR masked_src = rec.scratch();
            biscuit::GPR is_zero = rec.scratch();
            as.ANDI(masked_src, src, operands[0].size - 1);
            as.SEQZ(is_zero, masked_src);
            biscuit::GPR rotated = rec.scratch();
            as.RORW(rotated, dst, masked_src);
            as.ZEXTW(rotated, rotated);

            biscuit::GPR not_zero = rec.scratch();
            as.CZERO_EQZ(not_zero, dst, is_zero);
            as.CZERO_NEZ(masked_src, rotated, is_zero);
            as.OR(dst, masked_src, not_zero);

            if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
                x86_ref_e ref = rec.zydisToRef(operands[0].reg.value);
                rec.setGPR(ref, X86_SIZE_QWORD, dst);
            } else {
                rec.setGPR(&operands[0], dst);
            }
        } else if (operands[0].size == 64) {
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD); // ROR will mask for us
            as.ROR(dst, dst, src);
            rec.setGPR(&operands[0], dst);
        } else {
            UNREACHABLE();
        }
    } else {
        x86_size_e size = rec.getSize(&operands[0]);
        biscuit::GPR dst = rec.getGPR(&operands[0]);
        biscuit::GPR src = rec.getGPR(&operands[1]);
        biscuit::GPR count = rec.scratch();

        Label zero_count;

        biscuit::GPR cf = rec.flag(X86_REF_CF);
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.ANDI(count, src, rec.getBitSize(size) == 64 ? 63 : 31);
        as.BEQZ(count, &zero_count);

        biscuit::GPR temp = rec.scratch();
        biscuit::GPR neg_count = rec.scratch();
        as.NEG(neg_count, count);
        as.ANDI(neg_count, neg_count, rec.getBitSize(size) - 1);
        as.SRL(temp, dst, count);
        as.SLL(neg_count, dst, neg_count);
        as.OR(dst, temp, neg_count);
        as.SRLI(cf, dst, rec.getBitSize(size) - 1);
        as.ANDI(cf, cf, 1);
        as.SRLI(of, dst, rec.getBitSize(size) - 2);
        as.ANDI(of, of, 1);
        as.XOR(of, of, cf);

        rec.setGPR(&operands[0], dst);

        as.Bind(&zero_count);
    }
}

FAST_HANDLE(PSLLDQ) {
    u8 imm = rec.getImmediate(&operands[1]);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec temp = rec.scratchVec();
    rec.setVectorState(SEW::E8, 16);
    if (imm > 15) {
        as.VXOR(temp, temp, temp);
    } else {
        as.VXOR(temp, temp, temp);
        as.VSLIDEUP(temp, dst, imm);
    }
    rec.setVec(&operands[0], temp);
}

FAST_HANDLE(PSRLDQ) {
    u8 imm = rec.getImmediate(&operands[1]);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec temp = rec.scratchVec();
    if (imm > 15) {
        rec.setVectorState(SEW::E8, 16);
        as.VXOR(temp, temp, temp);
    } else {
        if (Extensions::VLEN >= 256) {
            biscuit::Vec scratch = rec.scratchVec();
            rec.setVectorState(SEW::E64, 4);
            as.VXOR(scratch, scratch, scratch);
            rec.setVectorState(SEW::E8, 16);
            as.VMV(scratch, dst);
            dst = scratch;
        }
        rec.setVectorState(SEW::E8, 16);
        as.VSLIDEDOWN(temp, dst, imm);
    }
    rec.setVec(&operands[0], temp);
}

FAST_HANDLE(PSLLW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        rec.setVectorState(SEW::E16, 8);
        u8 val = rec.getImmediate(&operands[1]);
        if (val >= 16) {
            as.VXOR(dst, dst, dst);
        } else {
            as.VSLL(dst, dst, val);
        }
        rec.setVec(&operands[0], dst);
    } else {
        biscuit::GPR count = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        biscuit::Vec shifted = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(count, src); // for some reason, bits 0-63 need to be considered for the shift
        rec.setVectorState(SEW::E16, 8);
        // Make a mask to zero elements if shift is >= 16
        as.SLTIU(mask, count, 16);
        as.NEG(mask, mask);
        as.VSLL(shifted, dst, count);
        as.VAND(dst, shifted, mask);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PSLLQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        rec.setVectorState(SEW::E64, 2);
        u8 val = rec.getImmediate(&operands[1]);
        if (val >= 64) {
            as.VXOR(dst, dst, dst);
        } else {
            if (val >= 32) {
                biscuit::GPR shift = rec.scratch();
                as.LI(shift, val);
                as.VSLL(dst, dst, shift);
            } else {
                as.VSLL(dst, dst, val);
            }
        }
        rec.setVec(&operands[0], dst);
    } else {
        biscuit::GPR count = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        // Make a mask to zero elements if shift is >= 64
        as.VMV_XS(count, src);
        as.SLTIU(mask, count, 64);
        as.NEG(mask, mask);
        as.VSLL(dst, dst, count);
        as.VAND(dst, dst, mask);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PSLLD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        rec.setVectorState(SEW::E32, 4);
        u8 val = rec.getImmediate(&operands[1]);
        if (val >= 32) {
            as.VXOR(dst, dst, dst);
        } else {
            as.VSLL(dst, dst, val);
        }
        rec.setVec(&operands[0], dst);
    } else {
        biscuit::GPR count = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        biscuit::Vec shifted = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(count, src); // for some reason, bits 0-63 need to be considered for the shift
        rec.setVectorState(SEW::E32, 4);
        // Make a mask to zero elements if shift is >= 32
        as.SLTIU(mask, count, 32);
        as.NEG(mask, mask);
        as.VSLL(shifted, dst, count);
        as.VAND(dst, shifted, mask);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PSRLD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        rec.setVectorState(SEW::E32, 4);
        u8 val = rec.getImmediate(&operands[1]);
        if (val >= 32) {
            as.VXOR(dst, dst, dst);
        } else {
            as.VSRL(dst, dst, val);
        }
        rec.setVec(&operands[0], dst);
    } else {
        biscuit::GPR count = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        biscuit::Vec shifted = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(count, src); // for some reason, bits 0-63 need to be considered for the shift
        rec.setVectorState(SEW::E32, 4);
        // Make a mask to zero elements if shift is >= 32
        as.SLTIU(mask, count, 32);
        as.NEG(mask, mask);
        as.VSRL(shifted, dst, count);
        as.VAND(dst, shifted, mask);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PSRLW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        rec.setVectorState(SEW::E16, 8);
        u8 val = rec.getImmediate(&operands[1]);
        if (val >= 16) {
            as.VXOR(dst, dst, dst);
        } else {
            as.VSRL(dst, dst, val);
        }
        rec.setVec(&operands[0], dst);
    } else {
        biscuit::GPR count = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        biscuit::Vec shifted = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(count, src); // for some reason, bits 0-63 need to be considered for the shift
        rec.setVectorState(SEW::E16, 8);
        // Make a mask to zero elements if shift is >= 16
        as.SLTIU(mask, count, 16);
        as.NEG(mask, mask);
        as.VSRL(shifted, dst, count);
        as.VAND(dst, shifted, mask);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PSRLQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        rec.setVectorState(SEW::E64, 2);
        u8 val = rec.getImmediate(&operands[1]);
        if (val >= 64) {
            as.VXOR(dst, dst, dst);
        } else {
            if (val >= 32) {
                biscuit::GPR shift = rec.scratch();
                as.LI(shift, val);
                as.VSRL(dst, dst, shift);
            } else {
                as.VSRL(dst, dst, val);
            }
        }
        rec.setVec(&operands[0], dst);
    } else {
        biscuit::GPR count = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        // Make a mask to zero elements if shift is >= 64
        as.VMV_XS(count, src);
        as.SLTIU(mask, count, 64);
        as.NEG(mask, mask);
        as.VSRL(dst, dst, count);
        as.VAND(dst, dst, mask);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PSRAW) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        u8 val = rec.getImmediate(&operands[1]);
        if (val > 15)
            val = 15;
        as.LI(shift, val);
    } else {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(shift, src);

        Label ok;
        biscuit::GPR max = rec.scratch();
        as.LI(max, 15);
        as.BLEU(shift, max, &ok);
        as.LI(shift, 15); // bigger than 15, set to 15
        as.Bind(&ok);
    }
    rec.setVectorState(SEW::E16, 8);
    as.VSRA(dst, dst, shift);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PSRAD) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        u8 val = rec.getImmediate(&operands[1]);
        if (val > 31)
            val = 31;
        as.LI(shift, val);
    } else {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 2);
        as.VMV_XS(shift, src);

        Label ok;
        biscuit::GPR max = rec.scratch();
        as.LI(max, 31);
        as.BLTU(shift, max, &ok);
        as.LI(shift, 31); // bigger than 31, set to 31
        as.Bind(&ok);
    }
    rec.setVectorState(SEW::E32, 4);
    as.VSRA(dst, dst, shift);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MASKMOVDQU) {
    biscuit::GPR address = rec.getGPR(X86_REF_RDI, X86_SIZE_QWORD);
    biscuit::Vec data = rec.getVec(&operands[0]);
    biscuit::Vec mask = rec.getVec(&operands[1]);
    biscuit::GPR imm = rec.scratch();
    as.LI(imm, 0x7F);
    rec.setVectorState(SEW::E8, 16);
    as.VMSGTU(v0, mask, imm); // >= 0x80 -> bit 7 set in element
    as.VSE8(data, address, VecMask::Yes);
    rec.v0Modified();
}

FAST_HANDLE(MASKMOVQ) {
    biscuit::GPR address = rec.getGPR(X86_REF_RDI, X86_SIZE_QWORD);
    biscuit::Vec data = rec.getVec(&operands[0]);
    biscuit::Vec mask = rec.getVec(&operands[1]);
    biscuit::GPR imm = rec.scratch();
    as.LI(imm, 0x7F);
    rec.setVectorState(SEW::E8, 8);
    as.VMSGTU(v0, mask, imm); // >= 0x80 -> bit 7 set in element
    as.VSE8(data, address, VecMask::Yes);
    rec.v0Modified();
}

FAST_HANDLE(SFENCE) {
    as.FENCE(FenceOrder::RW, FenceOrder::RW); // just make a full fence for now, TODO: we can optimize this some day
}

FAST_HANDLE(LFENCE) {
    as.FENCE(FenceOrder::RW, FenceOrder::RW); // just make a full fence for now, TODO: we can optimize this some day
}

FAST_HANDLE(MFENCE) {
    as.FENCE(FenceOrder::RW, FenceOrder::RW); // just make a full fence for now, TODO: we can optimize this some day
}

FAST_HANDLE(MOVSX) {
    biscuit::GPR result = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    x86_size_e size = rec.getSize(&operands[1]);

    switch (size) {
    case X86_SIZE_BYTE:
    case X86_SIZE_BYTE_HIGH: {
        rec.sextb(result, src);
        break;
    }
    case X86_SIZE_WORD: {
        rec.sexth(result, src);
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    rec.setGPR(&operands[0], result);
}

void COMIS(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew) {
    // If it's lhs < rhs, ZF remains 0 and CF gets set to 1
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR sf = rec.flag(X86_REF_SF);
    biscuit::GPR of = rec.flag(X86_REF_OF);

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        as.SB(x0, offsetof(ThreadState, af), rec.threadStatePointer());
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        as.LI(of, 0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        as.LI(sf, 0);
    }

    // Branch-less way to compute this
    // Explanation:
    // We calculate if either is NaN and OR cf and zf. If either is NaN they are all set to 1's so that makes sense
    // If it's lhs > rhs, cf pf zf are zero. So they retain their default value because
    // - FLT operates on CF, it will be false if it's greater than
    // - FEQ operates on ZF, it will be false if it's greater than
    // If it's lhs == rhs, ZF gets set to 1 and CF remains 0
    biscuit::Vec vlhs = rec.getVec(&operands[0]);
    biscuit::FPR lhs = rec.scratchFPR();
    biscuit::FPR rhs;

    rec.setVectorState(sew, 1);
    as.VFMV_FS(lhs, vlhs);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        rhs = rec.getElementFPR(&operands[1], sew == SEW::E32 ? X86_SIZE_DWORD : X86_SIZE_QWORD, 0);
    } else {
        biscuit::Vec vrhs = rec.getVec(&operands[1]);
        rhs = rec.scratchFPR();
        as.VFMV_FS(rhs, vrhs);
    }

    biscuit::GPR nan_bit = rec.scratch();
    biscuit::GPR temp = rec.scratch();

    if (sew == SEW::E32) {
        as.FEQ_S(zf, lhs, rhs);
        as.FEQ_S(temp, lhs, lhs);
        as.FEQ_S(nan_bit, rhs, rhs);
    } else {
        as.FEQ_D(zf, lhs, rhs);
        as.FEQ_D(temp, lhs, lhs);
        as.FEQ_D(nan_bit, rhs, rhs);
    }

    if (sew == SEW::E32) {
        as.FLT_S(cf, lhs, rhs);
    } else {
        as.FLT_D(cf, lhs, rhs);
    }

    // Combine the NaN-ness of both operands into the NaN bit
    as.AND(nan_bit, nan_bit, temp);
    as.XORI(nan_bit, nan_bit, 1);

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        as.SB(nan_bit, offsetof(ThreadState, pf), rec.threadStatePointer());
    }

    // If the NaN bit is set we also overwrite the value of cf and zf with 1
    as.OR(cf, cf, nan_bit);
    as.OR(zf, zf, nan_bit);
}

FAST_HANDLE(COMISD) {
    COMIS(rec, rip, as, instruction, operands, SEW::E64);
}

FAST_HANDLE(UCOMISD) {
    COMIS(rec, rip, as, instruction, operands, SEW::E64);
}

FAST_HANDLE(COMISS) {
    COMIS(rec, rip, as, instruction, operands, SEW::E32);
}

FAST_HANDLE(UCOMISS) {
    COMIS(rec, rip, as, instruction, operands, SEW::E32);
}

void PINSR(Recompiler& rec, Assembler& as, ZydisDecodedOperand* operands, SEW sew, u8 imm) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src_vec;

    if (imm == 0) {
        // If inserting to element 0 we can save some instructions
        if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            biscuit::GPR address = rec.lea(&operands[1], false);
            rec.readMemory(dst, address, operands[1].size);
        } else {
            biscuit::GPR reg = rec.getGPR(&operands[1], X86_SIZE_QWORD);
            rec.setVectorState(sew, 1);
            as.VMV_SX(dst, reg);
        }
        rec.setVec(&operands[0], dst);
    } else {
        if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            src_vec = rec.getVec(&operands[1]);
        } else {
            rec.setVectorState(sew, imm + 1);
            src_vec = rec.scratchVec();
            biscuit::GPR src = rec.getGPR(&operands[1], X86_SIZE_QWORD);
            as.VMV_SX(src_vec, src);
        }
        rec.setVectorState(sew, imm + 1);
        as.VSLIDEUP(dst, src_vec, imm);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(PINSRB) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b1111;
    PINSR(rec, as, operands, SEW::E8, imm);
}

FAST_HANDLE(PINSRW) {
    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    u8 imm = rec.getImmediate(&operands[2]) & (is_mmx ? 0b11 : 0b111);
    PINSR(rec, as, operands, SEW::E16, imm);
}

FAST_HANDLE(PINSRD) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b11;
    PINSR(rec, as, operands, SEW::E32, imm);
}

FAST_HANDLE(PINSRQ) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b1;
    PINSR(rec, as, operands, SEW::E64, imm);
}

FAST_HANDLE(PEXTRB) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b1111;
    biscuit::Vec temp = rec.scratchVec();
    biscuit::GPR result = rec.scratch();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E8, 16);
    as.VSLIDEDOWN(temp, src, imm);
    as.VMV_XS(result, temp);
    rec.zext(result, result, X86_SIZE_BYTE);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(PEXTRW) {
    bool is_mmx = operands[1].reg.value >= ZYDIS_REGISTER_MM0 && operands[1].reg.value <= ZYDIS_REGISTER_MM7;
    u8 imm = rec.getImmediate(&operands[2]) & (is_mmx ? 0b11 : 0b111);
    biscuit::Vec temp = rec.scratchVec();
    biscuit::GPR result = rec.scratch();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E16, 8);
    as.VSLIDEDOWN(temp, src, imm);
    as.VMV_XS(result, temp);
    rec.zext(result, result, X86_SIZE_WORD);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(PEXTRD) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR result = rec.scratch();
    u8 imm = rec.getImmediate(&operands[2]) & 0b11;

    rec.setVectorState(SEW::E32, 4);
    as.VSLIDEDOWN(temp, src, imm);
    as.VMV_XS(result, temp);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(PEXTRQ) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR result = rec.scratch();
    u8 imm = rec.getImmediate(&operands[2]) & 0b1;

    rec.setVectorState(SEW::E64, 2);
    as.VSLIDEDOWN(temp, src, imm);
    as.VMV_XS(result, temp);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(CMPXCHG_lock) {
    x86_size_e size = rec.zydisToSize(instruction.operand_width);
    biscuit::GPR address = rec.lea(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, size);
    biscuit::GPR dst = rec.scratch();

    switch (size) {
    case X86_SIZE_BYTE: {
        if (Extensions::Zacas && Extensions::Zabha) {
            // TODO: use AMOCAS here when we get to that point
            UNREACHABLE();
        } else {
            /*
                andi    a6, a0, -4
                slli    a0, a0, 3
                li      a4, 255
                sllw    a4, a4, a0
                sllw    a1, a1, a0
                sllw    a2, a2, a0
        .LBB0_1:
                lr.w.aqrl       a5, (a6)
                and     a3, a5, a4
                bne     a3, a1, .LBB0_3
                xor     a3, a5, a2
                and     a3, a3, a4
                xor     a3, a3, a5
                sc.w.rl a3, a3, (a6)
                bnez    a3, .LBB0_1
        .LBB0_3:
                srlw    a0, a5, a0
                zext.b  a0, a0
            */

            biscuit::GPR masked = rec.scratch();
            biscuit::GPR mask = rec.scratch();
            biscuit::GPR temp = rec.scratch();

            biscuit::GPR rax_shifted = rec.flag(X86_REF_CF);
            biscuit::GPR src_shifted = rec.flag(X86_REF_ZF);

            as.ANDI(masked, address, -4);
            as.SLLI(address, address, 3);
            as.LI(mask, 0xFF);
            as.SLLW(mask, mask, address);
            as.SLLW(src_shifted, src, address);
            as.SLLW(rax_shifted, rax, address);

            biscuit::Label loop, not_equal;
            as.Bind(&loop);
            as.LR_W(Ordering::AQRL, dst, masked);
            as.AND(temp, dst, mask);
            as.BNE(temp, rax_shifted, &not_equal);
            as.XOR(temp, dst, src_shifted);
            as.AND(temp, temp, mask);
            as.XOR(temp, temp, dst);
            as.SC_W(Ordering::AQRL, temp, temp, masked);
            as.BNEZ(temp, &loop);
            as.Bind(&not_equal);
            as.SRLW(dst, dst, address);
            as.ANDI(dst, dst, 0xFF);

            rec.popScratch();
            rec.popScratch();
            rec.popScratch();
        }
        rec.setLockHandled();
        break;
    }
    case X86_SIZE_WORD: {
        if (Extensions::Zacas && Extensions::Zabha && false) {
            // TODO: use AMOCAS here when we get to that point
            UNREACHABLE();
        } else {
            biscuit::Label aligned, end, not_equal;
            biscuit::GPR masked = rec.scratch();
            biscuit::GPR temp = rec.scratch();
            biscuit::GPR mask = rec.scratch();
            // If it's at end of dword we can't handle it
            as.ANDI(masked, address, 0b11);
            as.LI(temp, 0b11);
            as.BNE(masked, temp, &aligned);

            // Just crash
            as.EBREAK();

            /*
                andi    a6, a0, -4
                slli    a0, a0, 3
                lui     a4, 16
                addi    a4, a4, -1
                sllw    a7, a1, a0
                sllw    a5, a4, a0
                sllw    a2, a2, a0
        .LBB0_1:
                lr.w.aqrl       a3, (a6)
                and     a1, a3, a5
                bne     a1, a7, .LBB0_3
                xor     a1, a3, a2
                and     a1, a1, a5
                xor     a1, a1, a3
                sc.w.rl a1, a1, (a6)
                bnez    a1, .LBB0_1
        .LBB0_3:
                srlw    a0, a3, a0
                and     a0, a0, a4
                ret
            */
            as.Bind(&aligned);
            biscuit::Label loop;

            biscuit::GPR mask_shifted = rec.flag(X86_REF_SF);
            biscuit::GPR rax_shifted = rec.flag(X86_REF_CF);
            biscuit::GPR src_shifted = rec.flag(X86_REF_ZF);

            as.ANDI(masked, address, -4);
            as.SLLI(address, address, 3);
            as.LI(mask, 0xFFFF);
            as.SLLW(rax_shifted, rax, address);
            as.SLLW(mask_shifted, mask, address);
            as.SLLW(src_shifted, src, address);

            as.Bind(&loop);
            as.LR_W(Ordering::AQRL, dst, masked);
            as.AND(temp, dst, mask_shifted);
            as.BNE(temp, rax_shifted, &not_equal);
            as.XOR(temp, dst, src_shifted);
            as.AND(temp, temp, mask_shifted);
            as.XOR(temp, temp, dst);
            as.SC_W(Ordering::AQRL, temp, temp, masked);
            as.BNEZ(temp, &loop);
            as.Bind(&not_equal);
            as.SRLW(dst, dst, address);
            as.AND(dst, dst, mask);

            rec.popScratch();
            rec.popScratch();
            rec.popScratch();
        }
        rec.setLockHandled();
        break;
    }
    case X86_SIZE_DWORD: {
        if (Extensions::Zacas) {
            as.MV(dst, rax);
            as.AMOCAS_W(Ordering::AQRL, dst, src, address);
            rec.zext(dst, dst, X86_SIZE_DWORD);
            WARN_ONCE("Zacas & CMPXCHG, untested");
        } else {
            biscuit::Label not_equal;
            biscuit::Label start;
            biscuit::Label end;
            biscuit::GPR masked = rec.scratch();
            biscuit::GPR scratch = rec.scratch();
            as.ANDI(masked, address, 0b11);
            as.BEQZ(masked, &start);

            // If the address is not aligned, we can't use LR.D
            // Which means we also can't be technically correct atomically
            // Use LR.D/SC.D on the aligned address anyway to at least have a little bit of guarantee
            biscuit::Label loop_unaligned;
            as.ANDI(masked, address, ~0b11);
            as.Bind(&loop_unaligned);
            as.FENCETSO();
            as.LWU(dst, 0, address);
            as.LR_W(Ordering::AQRL, scratch, masked);
            // We do the comparison on the load from the unaligned address, obviously
            as.BNE(dst, rax, &end);
            // If any of the bytes we can see with the aligned address are changed we retry
            // Of course this isn't actually atomic (we'd need hardware unaligned atomics support for that)
            // but it's better than nothing
            as.SC_W(Ordering::AQRL, scratch, scratch, masked); // Write the same thing we just loaded in scratch
            as.BNEZ(scratch, &loop_unaligned);
            as.SW(src, 0, address);
            as.FENCETSO();

            as.J(&end);

            as.Bind(&start);
            as.LR_W(Ordering::AQRL, dst, address);
            as.SLLI(dst, dst, 32); // LR sign extends
            as.SRLI(dst, dst, 32); // using ZEXT.W inside LR/SC sequence is not permitted
            as.BNE(dst, rax, &not_equal);
            as.SC_W(Ordering::AQRL, scratch, src, address);
            as.BNEZ(scratch, &start);
            as.Bind(&not_equal);
            rec.popScratch();
            rec.popScratch();

            as.Bind(&end);
        }
        rec.setLockHandled();
        break;
    }
    case X86_SIZE_QWORD: {
        if (Extensions::Zacas) {
            as.MV(dst, rax);
            as.AMOCAS_D(Ordering::AQRL, dst, src, address); // TODO: unaligned support
            WARN_ONCE("Zacas & CMPXCHG, untested");
        } else {
            biscuit::Label unaligned, end;
            biscuit::GPR masked = rec.scratch();
            biscuit::GPR scratch = rec.scratch();
            as.ANDI(masked, address, 0b111);
            as.BNEZ(masked, &unaligned);

            // TODO: reverse these so the common case is aligned and uncommon has to jump to end
            biscuit::Label not_equal;
            biscuit::Label start;
            as.Bind(&start);
            as.LR_D(Ordering::AQRL, dst, address);
            as.BNE(dst, rax, &not_equal);
            as.SC_D(Ordering::AQRL, scratch, src, address);
            as.BNEZ(scratch, &start);
            as.Bind(&not_equal);
            as.J(&end);

            as.Bind(&unaligned);
            // If the address is not aligned, we can't use LR.D
            // Which means we also can't be technically correct atomically
            // Use LR.D/SC.D on the aligned address anyway to at least have a little bit of guarantee
            biscuit::Label not_equal_unaligned;
            biscuit::Label loop_unaligned;
            as.ANDI(masked, address, ~0b111);
            as.Bind(&loop_unaligned);
            as.LD(dst, 0, address);
            as.LR_D(Ordering::AQRL, scratch, masked);
            // We do the comparison on the load from the unaligned address, obviously
            as.BNE(dst, rax, &not_equal_unaligned);
            // If any of the bytes we can see with the aligned address are changed we retry
            // Of course this isn't actually atomic (we'd need hardware unaligned atomics support for that)
            // but it's better than nothing
            as.SC_D(Ordering::AQRL, scratch, scratch, masked); // Write the same thing we just loaded in scratch
            as.BNEZ(scratch, &loop_unaligned);
            as.SD(src, 0, address);

            as.Bind(&not_equal_unaligned);
            as.Bind(&end);

            rec.popScratch();
            rec.popScratch();
        }
        rec.setLockHandled();
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    biscuit::GPR result = rec.scratch();
    as.SUB(result, rax, dst);

    SetCmpFlags(rip, rec, as, rax, dst, result, size);

    Label dont_set;
    as.BEQZ(result, &dont_set);

    rec.setGPR(X86_REF_RAX, size, dst);

    as.Bind(&dont_set);
}

FAST_HANDLE(CMPXCHG) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        return fast_CMPXCHG_lock(rec, rip, as, instruction, operands);
    }

    x86_size_e size = rec.zydisToSize(instruction.operand_width);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR rax = rec.getGPR(X86_REF_RAX, size);

    Label end, equal;

    biscuit::GPR result = rec.scratch();

    as.SUB(result, rax, dst);

    SetCmpFlags(rip, rec, as, rax, dst, result, size);

    as.BEQ(dst, rax, &equal);

    // Not equal
    rec.setGPR(X86_REF_RAX, size, dst);
    as.J(&end);

    as.Bind(&equal);
    rec.setGPR(&operands[0], src);

    as.Bind(&end);
}

void SCALAR(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen,
            void (Assembler::*func)(Vec, Vec, Vec, VecMask)) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    (as.*func)(dst, dst, src, VecMask::No);
    rec.setVec(&operands[0], dst);
}

void SCALAR(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen,
            void (Assembler::*func)(Vec, Vec, VecMask)) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vlen);
    (as.*func)(dst, src, VecMask::No);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(EMMS) {
    // Set FPU tag word to empty
    biscuit::GPR ones = rec.scratch();
    as.LI(ones, -1);
    as.SH(ones, offsetof(ThreadState, fpu_tw), rec.threadStatePointer());
    rec.switchToX87();
}

FAST_HANDLE(DIVSS) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFDIV);
}

FAST_HANDLE(DIVSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFDIV);
}

FAST_HANDLE(ADDSS) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFADD);
}

FAST_HANDLE(ADDSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFADD);
}

FAST_HANDLE(SUBSS) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFSUB);
}

FAST_HANDLE(SUBSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFSUB);
}

FAST_HANDLE(MULSS) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFMUL);
}

FAST_HANDLE(MULSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFMUL);
}

FAST_HANDLE(MINSS) { // TODO: NaN handling
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFMIN);
}

FAST_HANDLE(MINSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFMIN);
}

FAST_HANDLE(MAXSS) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFMAX);
}

FAST_HANDLE(MAXSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFMAX);
}

FAST_HANDLE(CVTSI2SD) {
    x86_size_e gpr_size = rec.getSize(&operands[1]);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::FPR temp = rec.scratchFPR();

    if (gpr_size == X86_SIZE_DWORD) {
        as.FCVT_D_W(temp, src);
        rec.setVectorState(SEW::E64, 1);
        as.VFMV_SF(dst, temp);
    } else if (gpr_size == X86_SIZE_QWORD) {
        as.FCVT_D_L(temp, src);
        rec.setVectorState(SEW::E64, 1);
        as.VFMV_SF(dst, temp);
    } else {
        UNREACHABLE();
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTSI2SS) {
    x86_size_e gpr_size = rec.getSize(&operands[1]);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::FPR temp = rec.scratchFPR();

    if (gpr_size == X86_SIZE_DWORD) {
        as.FCVT_S_W(temp, src);
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_SF(dst, temp);
    } else if (gpr_size == X86_SIZE_QWORD) {
        as.FCVT_S_L(temp, src);
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_SF(dst, temp);
    } else {
        UNREACHABLE();
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTTSS2SI) {
    x86_size_e gpr_size = rec.getSize(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::FPR temp = rec.scratchFPR();
    biscuit::GPR tmp_int = rec.scratch();

    if (gpr_size == X86_SIZE_DWORD) {
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_FS(temp, src);
        as.FCVT_W_S(dst, temp, RMode::RTZ);
        as.FCLASS_S(tmp_int, temp);
        as.ANDI(tmp_int, tmp_int, (1 << 0) | (1 << 7) | (1 << 8) | (1 << 9));
        Label ok32;
        as.BEQZ(tmp_int, &ok32);
        as.LI(dst, 0x80000000);
        as.Bind(&ok32);
    } else if (gpr_size == X86_SIZE_QWORD) {
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_FS(temp, src);
        as.FCVT_L_S(dst, temp, RMode::RTZ);
        as.FCLASS_S(tmp_int, temp);
        as.ANDI(tmp_int, tmp_int, (1 << 0) | (1 << 7) | (1 << 8) | (1 << 9));
        Label ok64;
        as.BEQZ(tmp_int, &ok64);
        as.LI(dst, 0x80000000);
        as.SLLI(dst, dst, 32);
        as.Bind(&ok64);
    } else {
        UNREACHABLE();
    }

    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(CVTTSD2SI) {
    x86_size_e gpr_size = rec.getSize(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::FPR tmp_fp = rec.scratchFPR();
    biscuit::GPR tmp_int = rec.scratch();

    rec.setVectorState(SEW::E64, 1);
    as.VFMV_FS(tmp_fp, src);

    if (gpr_size == X86_SIZE_DWORD) {
        as.FCVT_W_D(dst, tmp_fp, RMode::RTZ);
        as.FCLASS_D(tmp_int, tmp_fp);
        as.ANDI(tmp_int, tmp_int, (1 << 0) | (1 << 7) | (1 << 8) | (1 << 9));
        Label ok32;
        as.BEQZ(tmp_int, &ok32);
        as.LI(dst, 0x80000000);
        as.Bind(&ok32);
    } else if (gpr_size == X86_SIZE_QWORD) {
        as.FCVT_L_D(dst, tmp_fp, RMode::RTZ);

        as.FCLASS_D(tmp_int, tmp_fp);
        as.ANDI(tmp_int, tmp_int, (1 << 0) | (1 << 7) | (1 << 8) | (1 << 9));
        Label ok64;
        as.BEQZ(tmp_int, &ok64);
        as.LI(dst, 0x80000000);
        as.SLLI(dst, dst, 32);
        as.Bind(&ok64);
    } else {
        UNREACHABLE();
    }

    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(CVTPD2PS) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFNCVT_F_F(result, src);
    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, 0b1100);
    as.VAND(result, result, 0, VecMask::Yes);
    rec.setVec(&operands[0], result);
    rec.v0Modified();
}

FAST_HANDLE(CVTPS2PD) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFWCVT_F_F(result, src);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(CVTTPS2DQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    as.VFCVT_RTZ_X_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTPS2DQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    as.VFCVT_X_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTTPD2DQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFNCVT_RTZ_X_F(dst, src);
    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, 0b1100);
    as.VAND(dst, dst, 0, VecMask::Yes);

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(CVTPD2DQ) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFNCVT_X_F(result, src);

    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, 0b1100);
    as.VAND(result, result, 0, VecMask::Yes);

    rec.setVec(&operands[0], result);
    rec.v0Modified();
}

FAST_HANDLE(CVTPI2PD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 2, LMUL::MF2);
    as.VFWCVT_F_X(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTPD2PI) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 2, LMUL::MF2);
    as.VFNCVT_X_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTTPD2PI) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 2, LMUL::MF2);
    as.VFNCVT_RTZ_X_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTPI2PS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 2);
    as.VFCVT_F_X(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTPS2PI) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 2);
    as.VFCVT_X_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTTPS2PI) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 2);
    as.VFCVT_RTZ_X_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(XLAT) {
    if (!g_mode32) {
        biscuit::GPR rbx = rec.getGPR(X86_REF_RBX, X86_SIZE_QWORD);
        biscuit::GPR al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
        biscuit::GPR address = rec.scratch();
        biscuit::GPR dest = rec.scratch();
        ZydisRegister seg = operands[0].mem.segment;
        biscuit::GPR segment = rec.scratch();
        WARN("XLAT in 64-bit mode?");
        as.ADD(address, rbx, al);
        switch (seg) {
        case ZYDIS_REGISTER_FS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, fsbase), X86_SIZE_QWORD);
            as.ADD(address, address, segment);
            break;
        }
        case ZYDIS_REGISTER_GS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, gsbase), X86_SIZE_QWORD);
            as.ADD(address, address, segment);
            break;
        }
        case ZYDIS_REGISTER_DS: {
            // Do nothing
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        rec.readMemory(dest, address, 0, X86_SIZE_BYTE);
        rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE, dest);
    } else {
        ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
        ZydisRegister seg = operands[0].mem.segment;
        biscuit::GPR segment = rec.scratch();
        switch (seg) {
        case ZYDIS_REGISTER_FS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, fsbase), X86_SIZE_QWORD);
            break;
        }
        case ZYDIS_REGISTER_GS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, gsbase), X86_SIZE_QWORD);
            break;
        }
        case ZYDIS_REGISTER_DS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, dsbase), X86_SIZE_QWORD);
            break;
        }
        case ZYDIS_REGISTER_ES: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, esbase), X86_SIZE_QWORD);
            break;
        }
        case ZYDIS_REGISTER_SS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, ssbase), X86_SIZE_QWORD);
            break;
        }
        case ZYDIS_REGISTER_CS: {
            rec.readMemory(segment, Recompiler::threadStatePointer(), offsetof(ThreadState, csbase), X86_SIZE_QWORD);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }

        biscuit::GPR ebx = rec.getGPR(operands[0].mem.base);
        biscuit::GPR al = rec.getGPR(X86_REF_RAX, X86_SIZE_BYTE);
        biscuit::GPR address = rec.scratch();
        biscuit::GPR dest = rec.scratch();
        as.ADD(address, ebx, al);
        as.ADD(address, address, segment);
        rec.readMemory(dest, address, 0, X86_SIZE_BYTE);
        rec.setGPR(X86_REF_RAX, X86_SIZE_BYTE, dest);
    }
}

FAST_HANDLE(SMSW) {
    u32 immediate = (1 << 31) | (1 << 18) | (1 << 16) | (1 << 5) | (1 << 4) | (1 << 1) | (1 << 0);
    biscuit::GPR data = rec.scratch();
    as.LI(data, immediate);
    if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].size == 32) {
        // Don't extend top bits
        biscuit::GPR reg = rec.getGPR(&operands[0], X86_SIZE_QWORD);
        as.SRLI(reg, reg, 32);
        as.SLLI(reg, reg, 32);
        as.OR(reg, reg, data);
        rec.setGPR(rec.zydisToRef(operands[0].reg.value), X86_SIZE_QWORD, reg);
    } else {
        rec.setGPR(&operands[0], data);
    }
}

FAST_HANDLE(MOVQ2DQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    as.VMV(dst, 0);
    rec.setVectorState(SEW::E64, 1);
    as.VMV(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MOVDQ2Q) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 1);
    as.VMV(dst, src);

    rec.setVec(&operands[0], dst);
}

void bad_getbv(u64 xcr) {
    ERROR("Bad XCR: %d", xcr);
}

FAST_HANDLE(XGETBV) {
    biscuit::Label is_zero;
    biscuit::GPR scratch = rec.scratch();
    biscuit::GPR ecx = rec.getGPR(X86_REF_RCX, X86_SIZE_DWORD);
    as.BEQZ(ecx, &is_zero);
    as.MV(a0, ecx);
    as.LI(scratch, (u64)bad_getbv);
    as.JALR(scratch);
    as.C_UNDEF();
    as.C_UNDEF();
    as.Bind(&is_zero);
    as.LI(scratch, get_xfeature_enabled_mask());
    rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, scratch);
    rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, x0);
}

FAST_HANDLE(MOVSS) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            rec.setVectorState(SEW::E64, 2);
            as.VMV(dst, 0);
        }
        rec.setVectorState(SEW::E32, 1);
        as.VMV(dst, src);
        rec.setVec(&operands[0], dst);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(CVTSS2SI) {
    x86_size_e gpr_size = rec.getSize(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::FPR temp = rec.scratchFPR();

    if (gpr_size == X86_SIZE_DWORD) {
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_FS(temp, src);
        as.FCVT_W_S(dst, temp);
    } else if (gpr_size == X86_SIZE_QWORD) {
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_FS(temp, src);
        as.FCVT_L_S(dst, temp);
    } else {
        UNREACHABLE();
    }

    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(CVTSD2SI) {
    x86_size_e gpr_size = rec.getSize(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::FPR temp = rec.scratchFPR();

    rec.setVectorState(SEW::E64, 1);
    if (gpr_size == X86_SIZE_DWORD) {
        as.VFMV_FS(temp, src);
        as.FCVT_W_D(dst, temp);
    } else if (gpr_size == X86_SIZE_QWORD) {
        as.VFMV_FS(temp, src);
        as.FCVT_L_D(dst, temp);
    } else {
        UNREACHABLE();
    }

    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(CVTSS2SD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 1, LMUL::MF2);

    if (dst == src) {
        biscuit::Vec temp = rec.scratchVec();
        as.VMV1R(temp, dst);
        src = temp;
    }

    as.VFWCVT_F_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CVTSD2SS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 1, LMUL::MF2);

    if (dst == src) {
        biscuit::Vec temp = rec.scratchVec();
        as.VMV1R(temp, dst);
        src = temp;
    }

    as.VFNCVT_F_F(dst, src);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(SQRTSS) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E32, 1, &Assembler::VFSQRT);
}

FAST_HANDLE(SQRTSD) {
    SCALAR(rec, rip, as, instruction, operands, SEW::E64, 1, &Assembler::VFSQRT);
}

FAST_HANDLE(RCPSS) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 1);
    if (Extensions::Zfa) {
        biscuit::FPR one = rec.scratchFPR();
        as.FLI_S(one, 1.0);
        as.VFMV_SF(temp, one);
    } else {
        biscuit::GPR ones = rec.scratch();
        as.LI(ones, 0x3F800000);
        as.VMV(temp, ones);
    }
    as.VFDIV(dst, temp, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(RSQRTSS) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 1);
    biscuit::GPR ones = rec.scratch();
    as.LI(ones, 0x3F800000);
    as.VMV(temp, ones);
    as.VFSQRT(temp2, src);
    as.VFDIV(dst, temp, temp2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(MOVLHPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    if (dst == src) { // VSLIDEUP dst/src overlap limitations
        src = rec.scratchVec();
        as.VMV(src, dst);
    }

    as.VSLIDEUP(dst, src, 1);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(ADDSUBPS) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, 0b1010);
    as.VFSUB(result, dst, src);
    as.VFADD(result, dst, src, VecMask::Yes);
    rec.setVec(&operands[0], result);
    rec.v0Modified();
}

FAST_HANDLE(ADDSUBPD) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 2);
    as.VMV(v0, 0b10);
    as.VFSUB(result, dst, src);
    as.VFADD(result, dst, src, VecMask::Yes);
    rec.setVec(&operands[0], result);
    rec.v0Modified();
}

FAST_HANDLE(HADDPD) {
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    as.VMV(result1, 0);
    as.VMV(result2, 0);
    as.VFREDUSUM(result1, src, result1);
    as.VFREDUSUM(result2, dst, result2);
    as.VSLIDEUP(result2, result1, 1);

    rec.setVec(&operands[0], result2);
}

FAST_HANDLE(HSUBPD) {
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec src_neg = rec.scratchVec();
    biscuit::Vec dst_neg = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    as.VMV(src_neg, src);
    as.VMV(dst_neg, dst);
    as.VMV(v0, 0b10);
    as.VFNEG(src_neg, src_neg, VecMask::Yes);
    as.VFNEG(dst_neg, dst_neg, VecMask::Yes);
    as.VMV(result1, 0);
    as.VMV(result2, 0);
    as.VFREDUSUM(result1, src_neg, result1);
    as.VFREDUSUM(result2, dst_neg, result2);
    as.VSLIDEUP(result2, result1, 1);

    rec.setVec(&operands[0], result2);
    rec.v0Modified();
}

FAST_HANDLE(HADDPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    biscuit::Vec dst_down = rec.scratchVec();
    biscuit::Vec src_down = rec.scratchVec();
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec compress1 = rec.scratchVec();
    biscuit::Vec compress2 = rec.scratchVec();

    rec.setVectorState(SEW::E32, 4);
    as.VSLIDEDOWN(dst_down, dst, 1);
    as.VSLIDEDOWN(src_down, src, 1);
    as.VFADD(result1, dst, dst_down);
    as.VFADD(result2, src, src_down);
    // result1 and result2 have the elements we need in the 0th and 2nd position
    as.VMV(v0, 0b0101);
    as.VCOMPRESS(compress1, result1, v0);
    as.VCOMPRESS(compress2, result2, v0);
    as.VSLIDEUP(compress1, compress2, 2);

    rec.setVec(&operands[0], compress1);
    rec.v0Modified();
}

FAST_HANDLE(HSUBPS) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    biscuit::Vec dst_down = rec.scratchVec();
    biscuit::Vec src_down = rec.scratchVec();
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec compress1 = rec.scratchVec();
    biscuit::Vec compress2 = rec.scratchVec();

    rec.setVectorState(SEW::E32, 4);
    as.VSLIDEDOWN(dst_down, dst, 1);
    as.VSLIDEDOWN(src_down, src, 1);
    as.VFSUB(result1, dst, dst_down);
    as.VFSUB(result2, src, src_down);
    // result1 and result2 have the elements we need in the 0th and 2nd position
    as.VMV(v0, 0b0101);
    as.VCOMPRESS(compress1, result1, v0);
    as.VCOMPRESS(compress2, result2, v0);
    as.VSLIDEUP(compress1, compress2, 2);

    rec.setVec(&operands[0], compress1);
    rec.v0Modified();
}

FAST_HANDLE(LDDQU) {
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVec(&operands[0], src);
}

void PSIGN(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vl) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, vl);

    as.VMSLT(v0, src, x0);
    as.VMV(result, dst);
    as.VRSUB(result, dst, x0, VecMask::Yes);
    as.VMSEQ(v0, src, x0);
    as.VXOR(result, result, result, VecMask::Yes);

    rec.setVec(&operands[0], result);
    rec.v0Modified();
}

FAST_HANDLE(PSIGND) {
    PSIGN(rec, rip, as, instruction, operands, SEW::E32, 4);
}

FAST_HANDLE(PSIGNW) {
    PSIGN(rec, rip, as, instruction, operands, SEW::E16, 8);
}

FAST_HANDLE(PSIGNB) {
    PSIGN(rec, rip, as, instruction, operands, SEW::E8, 16);
}

FAST_HANDLE(PMULHRSW) {
    biscuit::Vec product = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VWMUL(product, dst, src);
    rec.setVectorState(SEW::E32, 8, LMUL::M2);
    as.VSRL(product, product, 14);
    as.VADD(product, product, 1);
    rec.setVectorState(SEW::E16, 8);
    as.VNSRL(dst, product, 1);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PMADDUBSW) {
    biscuit::Vec product = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVecM2();
    biscuit::Vec narrow2 = rec.scratchVecM2();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, 16);
    as.VWMULSU(product, src, dst);
    rec.setVectorState(SEW::E16, 16);
    as.VNSRL(narrow1, product, 0);
    as.VNSRL(narrow2, product, 16);
    rec.setVectorState(SEW::E16, 8);
    as.VSADD(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHADDW) {
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 16, LMUL::M2);
    as.VMV1R(group, dst);
    if (src.Index() % 2 != 0) {
        as.VMV1R(temp, src);
    } else {
        temp = src;
    }
    as.VSLIDEUP(group, temp, operands[0].size / 16);
    rec.setVectorState(SEW::E16, 8);
    as.VNSRL(narrow1, group, 0);
    as.VNSRL(narrow2, group, 16);
    as.VADD(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHADDD) {
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 8, LMUL::M2);
    as.VMV1R(group, dst);
    if (src.Index() % 2 != 0) {
        as.VMV1R(temp, src);
    } else {
        temp = src;
    }
    as.VSLIDEUP(group, temp, operands[0].size / 32);
    rec.setVectorState(SEW::E32, 4);
    as.LI(shift, 32);
    as.VNSRL(narrow1, group, 0);
    as.VNSRL(narrow2, group, shift);
    as.VADD(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHADDSW) {
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 16, LMUL::M2);
    as.VMV1R(group, dst);
    if (src.Index() % 2 != 0) {
        as.VMV1R(temp, src);
    } else {
        temp = src;
    }
    as.VSLIDEUP(group, temp, operands[0].size / 16);
    rec.setVectorState(SEW::E16, 8);
    as.VNSRL(narrow1, group, 0);
    as.VNSRL(narrow2, group, 16);
    as.VSADD(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHSUBW) {
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 16, LMUL::M2);
    as.VMV1R(group, dst);
    if (src.Index() % 2 != 0) {
        as.VMV1R(temp, src);
    } else {
        temp = src;
    }
    as.VSLIDEUP(group, temp, operands[0].size / 16);
    rec.setVectorState(SEW::E16, 8);
    as.VNSRL(narrow1, group, 0);
    as.VNSRL(narrow2, group, 16);
    as.VSUB(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHSUBD) {
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, 8, LMUL::M2);
    as.VMV1R(group, dst);
    if (src.Index() % 2 != 0) {
        as.VMV1R(temp, src);
    } else {
        temp = src;
    }
    as.VSLIDEUP(group, temp, operands[0].size / 32);
    rec.setVectorState(SEW::E32, 4);
    as.LI(shift, 32);
    as.VNSRL(narrow1, group, 0);
    as.VNSRL(narrow2, group, shift);
    as.VSUB(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHSUBSW) {
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 16, LMUL::M2);
    as.VMV1R(group, dst);
    if (src.Index() % 2 != 0) {
        as.VMV1R(temp, src);
    } else {
        temp = src;
    }
    as.VSLIDEUP(group, temp, operands[0].size / 16);
    rec.setVectorState(SEW::E16, 8);
    as.VNSRL(narrow1, group, 0);
    as.VNSRL(narrow2, group, 16);
    as.VSSUB(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PCLMULQDQ) {
    // TODO: port to Zvbc when available, also change in feature.cpp
    ASSERT(Extensions::Zbc);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::GPR X = rec.scratch();
    biscuit::GPR Y = rec.scratch();
    biscuit::GPR dst_low = rec.scratch();
    biscuit::GPR dst_high = rec.scratch();
    u8 imm = rec.getImmediate(&operands[2]);
    rec.setVectorState(SEW::E64, 2);
    if (imm & 1) {
        as.VSLIDEDOWN(temp, dst, 1);
        as.VMV_XS(X, temp);
    } else {
        as.VMV_XS(X, dst);
    }
    if (imm & 0b10000) {
        as.VSLIDEDOWN(temp, src, 1);
        as.VMV_XS(Y, temp);
    } else {
        as.VMV_XS(Y, src);
    }
    as.CLMUL(dst_low, X, Y);
    as.CLMULH(dst_high, X, Y);
    as.VMV_SX(temp, dst_high);
    as.VSLIDE1UP(temp2, temp, dst_low);
    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(CRC32) {
    ASSERT(Extensions::Zbc);
    // Read: https://mails.dpdk.org/archives/dev/2024-August/299978.html
    constexpr u64 p = 0x105EC76F1;
    constexpr u64 mu = 0x4869EC38DEA713F1ul;
    biscuit::GPR initial = rec.getGPR(&operands[0], X86_SIZE_DWORD);
    biscuit::GPR data = rec.getGPR(&operands[1]);
    biscuit::GPR crc = rec.scratch();
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR rmu = rec.scratch();
    biscuit::GPR rp = rec.scratch();
    u8 bits = operands[1].size;
    as.LI(rmu, mu);
    as.LI(rp, p);
    as.XOR(temp, data, initial);
    as.SLLI(crc, temp, 64 - bits);
    as.CLMUL(crc, crc, rmu);
    as.CLMULH(crc, crc, rp);
    if (bits == 16 || bits == 8) {
        as.SRLI(temp, initial, bits);
        as.XOR(crc, crc, temp);
    }
    rec.setGPR(&operands[0], crc);
}

FAST_HANDLE(FXSAVE) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fxsave));
    rec.restoreState();
}

FAST_HANDLE(FXSAVE64) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fxsave));
    rec.restoreState();
}

FAST_HANDLE(FXRSTOR) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    as.LI(a2, 0);
    rec.callPointer(offsetof(ThreadState, felix86_fxrstor));
    rec.restoreState();
}

FAST_HANDLE(FXRSTOR64) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    as.LI(a2, 1);
    rec.callPointer(offsetof(ThreadState, felix86_fxrstor));
    rec.restoreState();
}

FAST_HANDLE(WRFSBASE) {
    biscuit::GPR reg = rec.getGPR(&operands[0]);

    if (instruction.operand_width == 32) {
        as.SW(reg, offsetof(ThreadState, fsbase), rec.threadStatePointer());
    } else if (instruction.operand_width == 64) {
        as.SD(reg, offsetof(ThreadState, fsbase), rec.threadStatePointer());
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(WRGSBASE) {
    biscuit::GPR reg = rec.getGPR(&operands[0]);

    if (instruction.operand_width == 32) {
        as.SW(reg, offsetof(ThreadState, gsbase), rec.threadStatePointer());
    } else if (instruction.operand_width == 64) {
        as.SD(reg, offsetof(ThreadState, gsbase), rec.threadStatePointer());
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(XADD_lock_32) {
    bool update_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool update_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool update_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool update_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool update_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool update_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool update_any = update_af | update_cf | update_zf | update_pf | update_of | update_sf;

    biscuit::GPR dst = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR address = rec.lea(&operands[0]);
    as.AMOADD_W(Ordering::AQRL, dst, src, address);
    rec.setLockHandled();
    rec.zext(dst, dst, X86_SIZE_DWORD); // amoadd sign extends

    if (!g_config.noflag_opts || update_any) {
        biscuit::GPR result = rec.scratch();
        as.ADD(result, dst, src);

        x86_size_e size = rec.getSize(&operands[0]);

        if (update_cf) {
            rec.updateCarryAdd(dst, result, size);
        }

        if (update_pf) {
            rec.updateParity(result);
        }

        if (update_af) {
            rec.updateAuxiliaryAdd(dst, src);
        }

        if (update_zf) {
            rec.updateZero(result, size);
        }

        if (update_sf) {
            rec.updateSign(result, size);
        }

        if (update_of) {
            rec.updateOverflowAdd(dst, src, result, size);
        }
    }

    rec.setGPR(operands[1].reg.value, X86_SIZE_QWORD, dst);
}

FAST_HANDLE(XADD_lock_64) {
    bool update_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool update_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool update_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool update_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool update_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool update_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    bool update_any = update_af | update_cf | update_zf | update_pf | update_of | update_sf;

    biscuit::Label ok;
    biscuit::Label after;
    biscuit::Label loop;
    biscuit::GPR masked_address = rec.scratch();
    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.scratch();
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR address = rec.lea(&operands[0]);
    as.ANDI(masked_address, address, 0b111);
    as.BEQZ(masked_address, &ok);

    as.ANDI(masked_address, address, ~0b111);
    as.Bind(&loop);
    as.FENCETSO();
    as.LD(dst, 0, address);
    as.LR_D(Ordering::AQRL, temp, masked_address);
    as.ADD(result, dst, src);
    as.SC_D(Ordering::AQRL, temp, temp, masked_address);
    as.BNEZ(temp, &loop);
    as.SD(result, 0, address);
    as.FENCETSO();
    as.J(&after);

    as.Bind(&ok);
    as.AMOADD_D(Ordering::AQRL, dst, src, address);

    rec.setLockHandled();

    as.Bind(&after);
    if (!g_config.noflag_opts || update_any) {
        as.ADD(result, dst, src);

        x86_size_e size = rec.getSize(&operands[0]);

        if (update_cf) {
            rec.updateCarryAdd(dst, result, size);
        }

        if (update_pf) {
            rec.updateParity(result);
        }

        if (update_af) {
            rec.updateAuxiliaryAdd(dst, src);
        }

        if (update_zf) {
            rec.updateZero(result, size);
        }

        if (update_sf) {
            rec.updateSign(result, size);
        }

        if (update_of) {
            rec.updateOverflowAdd(dst, src, result, size);
        }
    }

    rec.setGPR(operands[1].reg.value, X86_SIZE_QWORD, dst);
}

FAST_HANDLE(XADD) {
    bool needs_atomic = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY && (instruction.attributes & ZYDIS_ATTRIB_HAS_LOCK);
    if (needs_atomic) {
        switch (instruction.operand_width) {
        case 32: {
            return fast_XADD_lock_32(rec, rip, as, instruction, operands);
        }
        case 64: {
            return fast_XADD_lock_64(rec, rip, as, instruction, operands);
        }
        default: {
            WARN("Unhandled atomic width: %d for XADD", instruction.operand_width);
        }
        }
    }

    bool update_cf = rec.shouldEmitFlag(rip, X86_REF_CF);
    bool update_zf = rec.shouldEmitFlag(rip, X86_REF_ZF);
    bool update_af = rec.shouldEmitFlag(rip, X86_REF_AF);
    bool update_pf = rec.shouldEmitFlag(rip, X86_REF_PF);
    bool update_of = rec.shouldEmitFlag(rip, X86_REF_OF);
    bool update_sf = rec.shouldEmitFlag(rip, X86_REF_SF);
    // bool update_any = update_af | update_cf | update_zf | update_pf | update_of | update_sf;

    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);

    as.ADD(result, dst, src);

    x86_size_e size = rec.getSize(&operands[0]);

    if (update_cf) {
        rec.updateCarryAdd(dst, result, size);
    }

    if (update_pf) {
        rec.updateParity(result);
    }

    if (update_af) {
        rec.updateAuxiliaryAdd(dst, src);
    }

    if (update_zf) {
        rec.updateZero(result, size);
    }

    if (update_sf) {
        rec.updateSign(result, size);
    }

    if (update_of) {
        rec.updateOverflowAdd(dst, src, result, size);
    }

    // Set operands[1] first, as dst could be an allocated register, if we did it the other way
    // around it could cause problems -- result is a scratch so it won't be modified by this set
    rec.setGPR(&operands[1], dst);
    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(CMPSD_sse) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b111;
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::FPR temp = rec.scratchFPR();
    biscuit::FPR temp2 = rec.scratchFPR();

    rec.setVectorState(SEW::E64, 1);
    as.VFMV_FS(temp, dst);
    as.VFMV_FS(temp2, src);

    biscuit::GPR result = rec.scratch();
    switch ((CmpPredicate)imm) {
    case EQ_OQ: {
        as.FEQ_D(result, temp, temp2);
        break;
    }
    case LT_OS: {
        as.FLT_D(result, temp, temp2);
        break;
    }
    case LE_OS: {
        as.FLE_D(result, temp, temp2);
        break;
    }
    case UNORD_Q: {
        // Check if it's a qNan or sNan, check bit 8 and 9
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_D(result, temp);
        as.FCLASS_D(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();
        break;
    }
    case NEQ_UQ: {
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_D(result, temp);
        as.FCLASS_D(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();

        // After checking if either are nan, also check if they are equal
        as.FEQ_D(nan, temp, temp2);
        as.XORI(nan, nan, 1);
        as.OR(result, result, nan);
        break;
    }
    case NLT_US: {
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_D(result, temp);
        as.FCLASS_D(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();

        // After checking if either are nan, also check if they are equal
        as.FLT_D(nan, temp, temp2);
        as.XORI(nan, nan, 1);
        as.OR(result, result, nan);
        break;
    }
    case NLE_US: {
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_D(result, temp);
        as.FCLASS_D(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();

        // After checking if either are nan, also check if they are equal
        as.FLE_D(nan, temp, temp2);
        as.XORI(nan, nan, 1);
        as.OR(result, result, nan);
        break;
    }
    case ORD_Q: {
        // Check if neither are NaN
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_D(result, temp);
        as.FCLASS_D(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SEQZ(result, result);
        rec.popScratch();
        rec.popScratch();
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    // Transform 0 or 1 to 0 or -1ull
    as.SUB(result, x0, result);
    as.VMV_SX(dst, result);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CMPSS) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b111;
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::FPR temp = rec.scratchFPR();
    biscuit::FPR temp2 = rec.scratchFPR();

    rec.setVectorState(SEW::E32, 1);
    as.VFMV_FS(temp, dst);
    as.VFMV_FS(temp2, src);

    biscuit::GPR result = rec.scratch();
    switch ((CmpPredicate)imm) {
    case EQ_OQ: {
        as.FEQ_S(result, temp, temp2);
        break;
    }
    case LT_OS: {
        as.FLT_S(result, temp, temp2);
        break;
    }
    case LE_OS: {
        as.FLE_S(result, temp, temp2);
        break;
    }
    case UNORD_Q: {
        // Check if it's a qNan or sNan, check bit 8 and 9
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_S(result, temp);
        as.FCLASS_S(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();
        break;
    }
    case NEQ_UQ: {
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_S(result, temp);
        as.FCLASS_S(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();

        // After checking if either are nan, also check if they are equal
        as.FEQ_S(nan, temp, temp2);
        as.XORI(nan, nan, 1);
        as.OR(result, result, nan);
        break;
    }
    case NLT_US: {
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_S(result, temp);
        as.FCLASS_S(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();

        as.FLE_S(nan, temp2, temp);
        as.OR(result, result, nan);
        break;
    }
    case NLE_US: {
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_S(result, temp);
        as.FCLASS_S(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SNEZ(result, result);
        rec.popScratch();
        rec.popScratch();

        // After checking if either are nan, also check if they are equal
        as.FLT_S(nan, temp2, temp);
        as.OR(result, result, nan);
        break;
    }
    case ORD_Q: {
        // Check if neither are NaN
        biscuit::GPR nan = rec.scratch();
        biscuit::GPR mask = rec.scratch();
        as.FCLASS_S(result, temp);
        as.FCLASS_S(nan, temp2);
        as.OR(result, result, nan);
        as.LI(mask, 0b11 << 8);
        as.AND(result, result, mask);
        as.SEQZ(result, result);
        rec.popScratch();
        rec.popScratch();
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    // Transform 0 or 1 to 0 or -1ull
    as.SUB(result, x0, result);
    as.VMV_SX(dst, result);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CMPSD) {
    if (instruction.meta.isa_set == ZYDIS_ISA_SET_SSE2) {
        fast_CMPSD_sse(rec, rip, as, instruction, operands);
    } else if (instruction.meta.isa_set == ZYDIS_ISA_SET_I386) {
        fast_CMPSD_string(rec, rip, as, instruction, operands);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(CMC) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    as.XORI(cf, cf, 1);
}

FAST_HANDLE(RCL) {
    biscuit::GPR temp_count = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR dst_temp = rec.scratch();
    biscuit::GPR shift = rec.getGPR(&operands[1]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR cf_temp = rec.scratch();

    as.ANDI(temp_count, shift, instruction.operand_width == 64 ? 63 : 31);
    if (instruction.operand_width == 8) {
        as.LI(cf_temp, 9);
        as.REMUW(temp_count, temp_count, cf_temp);
    } else if (instruction.operand_width == 16) {
        as.LI(cf_temp, 17);
        as.REMUW(temp_count, temp_count, cf_temp);
    }

    as.MV(dst_temp, dst);

    Label loop, end;
    as.Bind(&loop);
    as.BEQZ(temp_count, &end);

    as.SRLI(cf_temp, dst_temp, instruction.operand_width - 1);
    as.ANDI(cf_temp, cf_temp, 1);
    as.SLLI(dst_temp, dst_temp, 1);
    as.OR(dst_temp, dst_temp, cf);
    as.MV(cf, cf_temp);
    as.ADDI(temp_count, temp_count, -1);
    as.J(&loop);

    as.Bind(&end);

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.SRLI(of, dst_temp, instruction.operand_width - 1);
        as.ANDI(of, of, 1);
        as.XOR(of, of, cf);
    }

    rec.setGPR(&operands[0], dst_temp);
}

FAST_HANDLE(RCR) {
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR dst_temp = rec.scratch();
    biscuit::GPR shift = rec.getGPR(&operands[1]);
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR cf_temp = rec.scratch();
    biscuit::GPR cf_shifted = rec.scratch();

    as.ANDI(shift, shift, instruction.operand_width == 64 ? 63 : 31); // shift is always a temporary reg
    if (instruction.operand_width == 8) {
        as.LI(cf_temp, 9);
        as.REMUW(shift, shift, cf_temp);
    } else if (instruction.operand_width == 16) {
        as.LI(cf_temp, 17);
        as.REMUW(shift, shift, cf_temp);
    }

    as.MV(dst_temp, dst);

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.SRLI(of, dst_temp, instruction.operand_width - 1);
        as.ANDI(of, of, 1);
        as.XOR(of, of, cf);
    }

    Label loop, end;
    as.Bind(&loop);
    as.BEQZ(shift, &end);

    as.ANDI(cf_temp, dst_temp, 1);
    as.SRLI(dst_temp, dst_temp, 1);
    as.SLLI(cf_shifted, cf, instruction.operand_width - 1);
    as.OR(dst_temp, dst_temp, cf_shifted);
    as.MV(cf, cf_temp);
    as.ADDI(shift, shift, -1);
    as.J(&loop);

    as.Bind(&end);

    rec.setGPR(&operands[0], dst_temp);
}

FAST_HANDLE(PUSHA) {
    ASSERT(g_mode32);
    x86_size_e reg_size;
    int stack_offset;
    switch (instruction.operand_width) {
    case 16: {
        reg_size = X86_SIZE_WORD;
        stack_offset = 2;
        break;
    }
    case 32: {
        reg_size = X86_SIZE_DWORD;
        stack_offset = 4;
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    biscuit::GPR ecx = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
    biscuit::GPR edx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
    biscuit::GPR ebx = rec.getGPR(X86_REF_RBX, X86_SIZE_QWORD);
    biscuit::GPR esp = rec.getGPR(X86_REF_RSP, X86_SIZE_QWORD);
    biscuit::GPR ebp = rec.getGPR(X86_REF_RBP, X86_SIZE_QWORD);
    biscuit::GPR esi = rec.getGPR(X86_REF_RSI, X86_SIZE_QWORD);
    biscuit::GPR edi = rec.getGPR(X86_REF_RDI, X86_SIZE_QWORD);

    int i = 1;
    rec.writeMemory(eax, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(ecx, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(edx, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(ebx, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(esp, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(ebp, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(esi, esp, -stack_offset * i++, reg_size);
    rec.writeMemory(edi, esp, -stack_offset * i++, reg_size);

    as.ADDI(esp, esp, -stack_offset * 8);
    rec.setGPR(X86_REF_RSP, X86_SIZE_DWORD, esp);
}

FAST_HANDLE(POPA) {
    ASSERT(g_mode32);
    x86_size_e reg_size;
    int stack_offset;
    switch (instruction.operand_width) {
    case 16: {
        reg_size = X86_SIZE_WORD;
        stack_offset = 2;
        break;
    }
    case 32: {
        reg_size = X86_SIZE_DWORD;
        stack_offset = 4;
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    biscuit::GPR ecx = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
    biscuit::GPR edx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
    biscuit::GPR ebx = rec.getGPR(X86_REF_RBX, X86_SIZE_QWORD);
    biscuit::GPR esp = rec.getGPR(X86_REF_RSP, X86_SIZE_QWORD);
    biscuit::GPR ebp = rec.getGPR(X86_REF_RBP, X86_SIZE_QWORD);
    biscuit::GPR esi = rec.getGPR(X86_REF_RSI, X86_SIZE_QWORD);
    biscuit::GPR edi = rec.getGPR(X86_REF_RDI, X86_SIZE_QWORD);

    int i = 0;
    if (reg_size == X86_SIZE_WORD) {
        // Gotta read into temporary and maintain top bits
        biscuit::GPR mask = rec.scratch();
        as.LI(mask, ~0xFFFFull);
        as.AND(edi, edi, mask);
        as.AND(esi, esi, mask);
        as.AND(ebp, ebp, mask);
        as.AND(edx, edx, mask);
        as.AND(ecx, ecx, mask);
        as.AND(ebx, ebx, mask);
        as.AND(eax, eax, mask);

        biscuit::GPR temp1 = rec.scratch();
        biscuit::GPR temp2 = rec.scratch();
        biscuit::GPR temp3 = rec.scratch();
        rec.readMemory(temp1, esp, stack_offset * i++, reg_size);
        rec.readMemory(temp2, esp, stack_offset * i++, reg_size);
        as.OR(edi, edi, temp1);
        as.OR(esi, esi, temp2);

        rec.readMemory(temp1, esp, stack_offset * i++, reg_size);
        // Skip RSP
        i++;
        rec.readMemory(temp2, esp, stack_offset * i++, reg_size);
        as.OR(ebp, ebp, temp1);
        as.OR(ebx, ebx, temp2);

        rec.readMemory(temp1, esp, stack_offset * i++, reg_size);
        rec.readMemory(temp2, esp, stack_offset * i++, reg_size);
        rec.readMemory(temp3, esp, stack_offset * i++, reg_size);
        as.OR(edx, edx, temp1);
        as.OR(ecx, ecx, temp2);
        as.OR(eax, eax, temp3);

        rec.popScratch();
        rec.popScratch();
        rec.popScratch();
        rec.popScratch();
    } else {
        rec.readMemory(edi, esp, stack_offset * i++, reg_size);
        rec.readMemory(esi, esp, stack_offset * i++, reg_size);
        rec.readMemory(ebp, esp, stack_offset * i++, reg_size);
        // Skip RSP
        i++;
        rec.readMemory(ebx, esp, stack_offset * i++, reg_size);
        rec.readMemory(edx, esp, stack_offset * i++, reg_size);
        rec.readMemory(ecx, esp, stack_offset * i++, reg_size);
        rec.readMemory(eax, esp, stack_offset * i++, reg_size);
    }

    as.ADDI(esp, esp, stack_offset * 8);
    rec.setGPR(X86_REF_RSP, X86_SIZE_DWORD, esp);
}

FAST_HANDLE(PUSHAD) {
    fast_PUSHA(rec, rip, as, instruction, operands);
}

FAST_HANDLE(POPAD) {
    fast_POPA(rec, rip, as, instruction, operands);
}

FAST_HANDLE(PABSB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec neg = rec.scratchVec();

    rec.setVectorState(SEW::E8, 16);
    as.VNEG(neg, src);
    as.VMAX(dst, src, neg);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PABSW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec neg = rec.scratchVec();

    rec.setVectorState(SEW::E16, 8);
    as.VNEG(neg, src);
    as.VMAX(dst, src, neg);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PABSD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec neg = rec.scratchVec();

    rec.setVectorState(SEW::E32, 4);
    as.VNEG(neg, src);
    as.VMAX(dst, src, neg);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(CLFLUSH) {
    WARN("clflush encountered");
    as.FENCETSO();
    if (Extensions::Zicbom) {
        biscuit::GPR address = rec.getGPR(&operands[0]);
        as.CBO_FLUSH(address);
    }
}

FAST_HANDLE(SHLD) {
    u8 operand_size = instruction.operand_width;
    u8 mask = operand_size == 64 ? 63 : 31;
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR shift = rec.getGPR(&operands[2]); // it's ok to modify if reg, since it can only be cl and that comes as scratch
    biscuit::GPR result = rec.scratch();
    biscuit::GPR shift_sub = rec.scratch();

    Label end;
    as.ANDI(shift, shift, mask);
    as.MV(result, dst);
    as.BEQZ(shift, &end);
    as.LI(shift_sub, operand_size);
    as.SUB(shift_sub, shift_sub, shift);

    if (operand_size == 64) {
        biscuit::GPR temp = rec.scratch();
        as.SLL(result, dst, shift);
        as.SRL(temp, src, shift_sub);
        as.OR(result, result, temp);
        rec.popScratch();
    } else if (operand_size == 32 || operand_size == 16) {
        biscuit::GPR temp = rec.scratch();
        as.SLLW(result, dst, shift);
        as.SRLW(temp, src, shift_sub);
        as.OR(result, result, temp);
        rec.popScratch();
    } else {
        UNREACHABLE();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SRL(cf, dst, shift_sub);
        as.ANDI(cf, cf, 1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.XOR(of, result, dst);
        as.SRLI(of, of, operand_size - 1);
        as.ANDI(of, of, 1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, rec.zydisToSize(operand_size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, rec.zydisToSize(operand_size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result);
    }

    as.Bind(&end);
    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(SHRD) {
    u8 operand_size = instruction.operand_width;
    u8 mask = operand_size == 64 ? 63 : 31;
    biscuit::GPR dst = rec.getGPR(&operands[0]);
    biscuit::GPR src = rec.getGPR(&operands[1]);
    biscuit::GPR shift = rec.getGPR(&operands[2]); // it's ok to modify if reg, since it can only be cl and that comes as scratch
    biscuit::GPR result = rec.scratch();
    biscuit::GPR shift_sub = rec.scratch();

    Label end;
    as.ANDI(shift, shift, mask);
    as.MV(result, dst);
    as.BEQZ(shift, &end);
    as.LI(shift_sub, operand_size);
    as.SUB(shift_sub, shift_sub, shift);

    if (operand_size == 64) {
        biscuit::GPR temp = rec.scratch();
        as.SRL(result, dst, shift);
        as.SLL(temp, src, shift_sub);
        as.OR(result, result, temp);
        rec.popScratch();
    } else if (operand_size == 32 || operand_size == 16) {
        biscuit::GPR temp = rec.scratch();
        as.SRLW(result, dst, shift);
        as.SLLW(temp, src, shift_sub);
        as.OR(result, result, temp);
        rec.popScratch();
    } else {
        UNREACHABLE();
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.ADDI(shift, shift, -1);
        as.SRL(cf, dst, shift);
        as.ANDI(cf, cf, 1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.XOR(of, result, dst);
        as.SRLI(of, of, operand_size - 1);
        as.ANDI(of, of, 1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, rec.zydisToSize(operand_size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, rec.zydisToSize(operand_size));
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        rec.updateParity(result);
    }

    as.Bind(&end);
    rec.setGPR(&operands[0], result);
}

void PCMPXSTRX(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, pcmpxstrx type) {
    rec.writebackState();
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        as.ADDI(a3, rec.threadStatePointer(), offsetof(ThreadState, xmm) + (sizeof(XmmReg) * (operands[1].reg.value - ZYDIS_REGISTER_XMM0)));
    } else {
        biscuit::GPR scratch = rec.lea(&operands[1]);
        ASSERT(scratch != a0 && scratch != a1 && scratch != a2);
        as.MV(a3, scratch);
    }
    as.MV(a0, rec.threadStatePointer());
    as.LI(a1, (int)type);
    ASSERT(operands[0].reg.value >= ZYDIS_REGISTER_XMM0 && operands[0].reg.value <= ZYDIS_REGISTER_XMM15);
    as.ADDI(a2, rec.threadStatePointer(), offsetof(ThreadState, xmm) + (sizeof(XmmReg) * (operands[0].reg.value - ZYDIS_REGISTER_XMM0)));
    as.LI(a4, operands[2].imm.value.u);

    rec.callPointer(offsetof(ThreadState, felix86_pcmpxstrx));
    rec.restoreState();
}

FAST_HANDLE(PCMPISTRI) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ImplicitIndex);
}

FAST_HANDLE(PCMPESTRI) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ExplicitIndex);
}

FAST_HANDLE(PCMPISTRM) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ImplicitMask);
}

FAST_HANDLE(PCMPESTRM) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ExplicitMask);
}

FAST_HANDLE(STMXCSR) {
    biscuit::GPR mxcsr = rec.scratch();
    // TODO: are overflow/inexact/underflow etc flags set in fcsr? if then we need to copy them over
    as.LWU(mxcsr, offsetof(ThreadState, mxcsr), rec.threadStatePointer());
    rec.setGPR(&operands[0], mxcsr);
}

FAST_HANDLE(LDMXCSR) {
    biscuit::GPR src = rec.getGPR(&operands[0]);
    biscuit::GPR rc = rec.scratch(); // rounding control
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR masked = rec.scratch();

    // Extract rounding mode from MXCSR
    as.SRLI(rc, src, 13);
    as.ANDI(rc, rc, 0b11);

    // Here's how the rounding modes match up
    // 00 - Round to nearest (even) x86 -> 00 RISC-V
    // 01 - Round down (towards -inf) x86 -> 10 RISC-V
    // 10 - Round up (towards +inf) x86 -> 11 RISC-V
    // 11 - Round towards zero x86 -> 01 RISC-V
    // So we can shift the following bit sequence to the right and mask it
    // 01111000, shift by the rc * 2 and we get the RISC-V rounding mode
    as.SLLI(rc, rc, 1);
    as.LI(temp, 0b01111000);
    as.SRL(temp, temp, rc);
    as.ANDI(temp, temp, 0b11);
    as.FSRM(x0, temp); // load the equivalent RISC-V rounding mode

    // Also save the converted rounding mode for quick access
    as.ANDI(masked, src, 0xFFC0); // ignore low bits
    as.SW(masked, offsetof(ThreadState, mxcsr), rec.threadStatePointer());
    as.SB(temp, offsetof(ThreadState, rmode_sse), rec.threadStatePointer());

    rec.setFsrmSSE(true);
}

FAST_HANDLE(CVTDQ2PD) {
    biscuit::Vec scratch = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFWCVT_F_X(scratch, src);

    rec.setVec(&operands[0], scratch);
}

FAST_HANDLE(CVTDQ2PS) {
    biscuit::Vec scratch = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4);
    as.VFCVT_F_X(scratch, src);

    rec.setVec(&operands[0], scratch);
}

FAST_HANDLE(EXTRACTPS) {
    u8 imm = rec.getImmediate(&operands[2]) & 0b11;
    biscuit::GPR dst = rec.scratch();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec tmp = rec.scratchVec();

    rec.setVectorState(SEW::E32, 4);
    as.VSLIDEDOWN(tmp, src, imm);
    as.VMV_XS(dst, tmp);

    rec.setGPR(&operands[0], dst);
}

FAST_HANDLE(INSERTPS) {
    u8 immediate = rec.getImmediate(&operands[2]);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec src_shifted = rec.scratchVec();

    u8 count_s = 0;
    u8 count_d = (immediate >> 4) & 0b11;
    u8 zmask = immediate & 0b1111;
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        count_s = (immediate >> 6) & 0b11;
    }

    u8 mask = (1 << count_d) & 0b1111;

    // Need to shift src down by count_s, then shift it up by count_d to insert it there
    int count = count_s - count_d;

    rec.setVectorState(SEW::E32, 4);
    if (count < 0) {
        as.VSLIDEUP(src_shifted, src, -count);
    } else if (count > 0) {
        as.VSLIDEDOWN(src_shifted, src, count);
    } else {
        src_shifted = src;
    }

    as.VMV(v0, mask);
    as.VMERGE(dst, dst, src_shifted);

    if (zmask) {
        as.VMV(v0, zmask);
        as.VXOR(dst, dst, dst, VecMask::Yes);
    }

    rec.setVec(&operands[0], dst);
    rec.v0Modified();
}

FAST_HANDLE(PUSHFQ) {
    int size = instruction.operand_width;
    biscuit::GPR src = rec.getFlags();
    biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
    as.ADDI(rsp, rsp, -size / 8);
    rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);
    rec.writeMemory(src, rsp, 0, rec.zydisToSize(size));
}

FAST_HANDLE(POPFQ) {
    int size = instruction.operand_width;
    biscuit::GPR flags = rec.scratch();
    biscuit::GPR rsp = rec.getGPR(X86_REF_RSP, rec.stackWidth());
    rec.readMemory(flags, rsp, 0, rec.zydisToSize(size));
    as.ORI(flags, flags, 0x202);
    as.ADDI(rsp, rsp, size / 8);
    rec.setGPR(X86_REF_RSP, rec.stackWidth(), rsp);
    rec.setFlags(flags);
}

FAST_HANDLE(PUSHF) {
    fast_PUSHFQ(rec, rip, as, instruction, operands);
}

FAST_HANDLE(PUSHFD) {
    fast_PUSHFQ(rec, rip, as, instruction, operands);
}

FAST_HANDLE(POPF) {
    fast_POPFQ(rec, rip, as, instruction, operands);
}

FAST_HANDLE(POPFD) {
    fast_POPFQ(rec, rip, as, instruction, operands);
}

FAST_HANDLE(MOVDDUP) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec iota = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 2);
    as.VMV(iota, 0);
    as.VRGATHER(result, src, iota);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(PSADBW) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec result_high = rec.scratchVec();
    ASSERT(result.Index() % 2 == 0); // even register for widening ops
    ASSERT(result_high.Index() == result.Index() + 1);
    biscuit::Vec mask = rec.scratchVec();
    biscuit::Vec mask_high = rec.scratchVec();
    ASSERT(mask.Index() % 2 == 0);
    biscuit::Vec scratch = rec.scratchVec();
    ASSERT(scratch.Index() % 2 == 0);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);

    bool is_mmx = operands[0].reg.value >= ZYDIS_REGISTER_MM0 && operands[0].reg.value <= ZYDIS_REGISTER_MM7;
    if (is_mmx) {
        rec.setVectorState(SEW::E8, 8);
    } else {
        rec.setVectorState(SEW::E8, 16);
    }

    as.VWSUBU(result, dst, src);
    rec.setVectorState(SEW::E16, 16, LMUL::M2);
    as.VSRA(mask, result, 15);
    as.VXOR(result, result, mask);
    as.VSUB(result, result, mask);

    if (!is_mmx) {
        as.VSLIDEDOWN(scratch, result, 8);
    }

    rec.setVectorState(SEW::E16, 8);

    biscuit::Vec reduction = mask;
    as.VMV(reduction, 0);

    if (is_mmx) {
        as.VREDSUM(reduction, result, reduction);
        rec.setVec(&operands[0], reduction);
    } else {
        biscuit::Vec reduction2 = mask_high;
        as.VMV(reduction2, 0);
        as.VREDSUM(reduction, result, reduction);
        as.VREDSUM(reduction2, scratch, reduction2);
        rec.setVectorState(SEW::E64, 2);
        as.VSLIDE1UP(result, reduction2, x0);
        as.VOR(dst, result, reduction);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(MPSADBW) {
    rec.writebackState();
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        as.ADDI(a1, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[1].reg.value) - X86_REF_XMM0));
    } else {
        biscuit::GPR address = rec.lea(&operands[1]);
        as.MV(a1, address);
    }
    as.ADDI(a0, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[0].reg.value) - X86_REF_XMM0));
    as.LI(a2, rec.getImmediate(&operands[2]));
    rec.callPointer(offsetof(ThreadState, felix86_mpsadbw));
    rec.restoreState();
}

FAST_HANDLE(PAVGB) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E8, 16);
    as.VAADDU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PAVGW) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VAADDU(dst, dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(PHMINPOSUW) {
    biscuit::GPR reg = rec.scratch();
    biscuit::GPR index = rec.scratch();
    biscuit::Vec cmp = rec.scratchVec();
    biscuit::Vec min = rec.scratchVec();
    biscuit::Vec vs1 = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8);
    as.VXOR(min, min, min);
    as.VMV(vs1, -1); // vd[0] = minu( vs1[0] , vs2[*] ), set vs1 to max so we get min element of vs2
    as.VREDMINU(min, src, vs1);
    as.VMV_XS(reg, min);
    as.VMSEQ(cmp, src, reg);
    as.VFIRST(index, cmp);
    as.VMV1R(result, min);
    as.VMV_SX(min, index);
    as.VSLIDEUP(result, min, 1);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(AESENC) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses AESENC");
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        as.VAESEM_VV(dst, src);
        rec.setVec(&operands[0], dst);
    } else {
        ERROR("Hit AESENC instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(AESENCLAST) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses AESENCLAST");
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        as.VAESEF_VV(dst, src);
        rec.setVec(&operands[0], dst);
    } else {
        ERROR("Hit AESENCLAST instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(AESDEC) {
    // AESDEC and VAESDM.VV differ slightly, with AESDEC applying InvMixColumns before AddRoundKey
    // We use VAESDM.VV with a constant that produces all zeroes in `sb`, such that `sb^rkey == rkey`
    // This way, VAESDM.VV becomes an isolated InvMixColumns. We can then apply the first part of the AES round with
    // VAESDF.VV, apply the InvMixColumns with the VAESDM.VV, then AddRoundKey manually.
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses AESDEC");
        u64 constant = 0x63636363;
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        biscuit::Vec vtemp = rec.scratchVec();
        biscuit::Vec zeroes = rec.scratchVec();
        biscuit::GPR temp = rec.scratch();
        rec.setVectorState(SEW::E32, 4);
        as.VXOR(zeroes, zeroes, zeroes);
        as.VAESDF_VV(dst, zeroes);
        as.LI(temp, constant);
        as.VMV(vtemp, temp);
        as.VAESDM_VV(vtemp, dst);
        as.VXOR(dst, vtemp, src);
        rec.setVec(&operands[0], dst);
    } else {
        ERROR("Hit AESDEC instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(AESDECLAST) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses AESDECLAST");
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        as.VAESDF_VV(dst, src);
        rec.setVec(&operands[0], dst);
    } else {
        ERROR("Hit AESDECLAST instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(AESIMC) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses AESIMC");
        biscuit::GPR temp = rec.scratch();
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        u64 constant = 0x63636363; // see AESDEC
        as.LI(temp, constant);
        as.VMV(dst, temp);
        as.VAESDM_VV(dst, src);
        rec.setVec(&operands[0], dst);
    } else {
        ERROR("Hit AESIMC instruction but system does not support Zvkned extension");
    }
}

std::pair<bool, u8> aes_encode_rcon(u8 x86_imm) {
    // Takes an RCON and returns whether it's encodeable and the RISC-V encoded value that AES64KS1I will decode
    // For more info, see aes_decode_rcon in the unprivileged spec
    switch (x86_imm) {
    case 0x01: {
        return {true, 0x00};
    }
    case 0x02: {
        return {true, 0x01};
    }
    case 0x04: {
        return {true, 0x02};
    }
    case 0x08: {
        return {true, 0x03};
    }
    case 0x10: {
        return {true, 0x04};
    }
    case 0x20: {
        return {true, 0x05};
    }
    case 0x40: {
        return {true, 0x06};
    }
    case 0x80: {
        return {true, 0x07};
    }
    case 0x1b: {
        return {true, 0x08};
    }
    case 0x36: {
        return {true, 0x09};
    }
    default: {
        return {false, 0};
    }
    }
}

FAST_HANDLE(AESKEYGENASSIST) {
    // AESKEYGENASSIST performs the following:
    // RotWord(SubWord(X1)) ^ RCON for high bits, SubWord(X1) for low bits, repeat for top 64 bits
    // The closest we get in RISC-V seems to be AES64KS1I which does
    // SubWord(RotWord(X1)) ^ decode(imm) and the result is set on both low and high bits
    // The issue is, decode(imm) can only produce some, but not all, RCON values, while RCON in x86 is provided in u8
    // So in some cases, we aren't able to do this in assembly. Also we'd still need to do SubWord in software.
    // Since AES usage is rare, let's just warn for now and optimize it some day (TODO)
    u8 imm = rec.getImmediate(&operands[2]);
    auto [can_use_assembly, encoded] = aes_encode_rcon(imm);

    if (can_use_assembly) {
        WARN("Acceleratable AESKEYGENASSIST instruction with RCON=%d", imm);
    } else {
        WARN("AESKEYGENASSIST instruction with RCON=%d", imm);
    }

    x86_ref_e reg = rec.zydisToRef(operands[0].reg.value);
    rec.writebackState();
    if (operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        x86_ref_e src = rec.zydisToRef(operands[0].reg.value);
        as.ADDI(a1, Recompiler::threadStatePointer(), offsetof(ThreadState, xmm) + (src - X86_REF_XMM0) * sizeof(XmmReg));
    } else {
        biscuit::GPR address = rec.lea(&operands[1]);
        as.MV(a1, address);
    }
    as.ADDI(a0, Recompiler::threadStatePointer(), offsetof(ThreadState, xmm) + (reg - X86_REF_XMM0) * sizeof(XmmReg));
    as.LI(a2, imm);
    rec.callPointer(offsetof(ThreadState, felix86_aeskeygenassist));
    rec.restoreState();
}

FAST_HANDLE(CMPXCHG16B) {
    biscuit::GPR address = rec.lea(&operands[0]);
    if (Extensions::Zacas) {
        WARN_ONCE("cmpxchg16b with zacas, untested, please report results");
        // We are the luckiest emulator alive!
        // AMOCAS.Q needs a register group (meaning, 2 registers side by side like t0, t1) to work
        biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
        biscuit::GPR rdx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        biscuit::GPR rbx = rec.getGPR(X86_REF_RBX, X86_SIZE_QWORD);
        biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
        biscuit::GPR rax_t = x28;
        biscuit::GPR rdx_t = x29;
        biscuit::GPR rbx_t = x30;
        biscuit::GPR rcx_t = x31;
        static_assert(Recompiler::isScratch(x28));
        static_assert(Recompiler::isScratch(x29));
        static_assert(Recompiler::isScratch(x30));
        static_assert(Recompiler::isScratch(x31));
        ASSERT(rax_t == x28 && rdx_t == x29 && rbx_t == x30 && rcx_t == x31); // in case we change the order
        as.MV(rax_t, rax);
        as.MV(rdx_t, rdx);
        as.MV(rbx_t, rbx);
        as.MV(rcx_t, rcx);
        as.AMOCAS_Q(Ordering::AQRL, rax_t, rbx_t, address);

        // Real value is now loaded into rdx_t:rax_t. Compare with rdx:rax to set the zero flag
        // We can overwrite the rbx_t/rcx_t scratches now
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.XOR(rbx_t, rax_t, rax);
        as.XOR(rcx_t, rdx_t, rdx);
        as.OR(rbx_t, rbx_t, rcx_t);
        as.SEQZ(zf, rbx_t);

        rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, rax_t);
        rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, rdx_t);
    } else {
        WARN_ONCE("This program uses CMPXCHG16B and your chip doesn't have the Zacas extension, execution may be unstable");
        biscuit::GPR rax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
        biscuit::GPR rdx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
        biscuit::GPR rbx = rec.getGPR(X86_REF_RBX, X86_SIZE_QWORD);
        biscuit::GPR rcx = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
        biscuit::GPR mem0 = rec.scratch();
        biscuit::GPR mem1 = rec.scratch();

        // Definitely not actually atomic, but better than nothing ...
        biscuit::Label spinloop, writeloop;
        biscuit::GPR lock_address = rec.scratch();
        biscuit::GPR lock = rec.scratch();
        as.LI(lock_address, (u64)&g_process_globals.cas128_lock);

        as.Bind(&spinloop);
        as.LI(lock, 1);
        as.AMOSWAP_W(Ordering::AQRL, lock, lock, lock_address);
        as.BNEZ(lock, &spinloop);

        // Again, not atomic, but at least checking if one of the two qwords checking is better than nothing
        as.Bind(&writeloop);
        as.LR_D(Ordering::AQRL, mem0, address);
        rec.readMemory(mem1, address, 8, X86_SIZE_QWORD);

        Label not_equal;
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.MV(zf, x0); // assume not equal
        as.BNE(mem0, rax, &not_equal);
        as.BNE(mem1, rdx, &not_equal);

        as.LI(zf, 1);
        as.SC_D(Ordering::AQRL, lock, rbx, address);
        as.BNEZ(lock, &writeloop);
        rec.writeMemory(rcx, address, 8, X86_SIZE_QWORD);

        as.Bind(&not_equal);

        as.MV(rax, mem0);
        as.MV(rdx, mem1);

        rec.setGPR(X86_REF_RAX, X86_SIZE_QWORD, rax);
        rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, rdx);

        as.AMOSWAP_W(Ordering::AQRL, x0, x0, lock_address);
    }
    rec.setLockHandled();
}

FAST_HANDLE(CMPXCHG8B) {
    // TODO: also implement using Zacas if available
    biscuit::Label unaligned;
    biscuit::GPR address = rec.lea(&operands[0]);
    biscuit::GPR eax = rec.getGPR(X86_REF_RAX, X86_SIZE_QWORD);
    biscuit::GPR edx = rec.getGPR(X86_REF_RDX, X86_SIZE_QWORD);
    biscuit::GPR ebx = rec.getGPR(X86_REF_RBX, X86_SIZE_QWORD);
    biscuit::GPR ecx = rec.getGPR(X86_REF_RCX, X86_SIZE_QWORD);
    biscuit::GPR masked = rec.scratch();
    biscuit::GPR dst = rec.scratch();
    biscuit::GPR edx_eax = rec.scratch();
    biscuit::GPR ecx_ebx = rec.scratch();
    biscuit::GPR bit = rec.scratch();

    as.SLLI(edx_eax, edx, 32);
    rec.zext(dst, eax, X86_SIZE_DWORD);
    as.OR(edx_eax, edx_eax, dst);

    as.SLLI(ecx_ebx, ecx, 32);
    rec.zext(dst, ebx, X86_SIZE_DWORD);
    as.OR(ecx_ebx, ecx_ebx, dst);

    as.ANDI(masked, address, 0b111);
    as.BNEZ(masked, &unaligned);

    biscuit::Label not_equal, loop, end;
    as.Bind(&loop);
    as.LR_D(Ordering::AQRL, dst, address);
    as.BNE(dst, edx_eax, &not_equal);
    as.SC_D(Ordering::AQRL, bit, ecx_ebx, address);
    as.BNEZ(bit, &loop);

    // If here EDX:EAX == m64, and ECX:EBX was loaded to m64, need to set ZF
    rec.setFlag(X86_REF_ZF);
    as.J(&end);

    as.Bind(&not_equal);
    rec.clearFlag(X86_REF_ZF);
    as.SRLI(edx, dst, 32);
    rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, dst); // will be zexted
    rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, edx); // don't zext

    as.J(&end);

    as.Bind(&unaligned);
    // If the address is not aligned, we can't use LR.D
    // Which means we also can't be technically correct atomically
    // Use LR.D/SC.D on the aligned address anyway to at least have a little bit of guarantee
    biscuit::Label not_equal_unaligned, loop_unaligned;
    as.ANDI(masked, address, ~0b111);
    as.Bind(&loop_unaligned);
    as.LD(dst, 0, address);
    as.LR_D(Ordering::AQRL, bit, masked);
    // We do the comparison on the load from the unaligned address, obviously
    as.BNE(dst, edx_eax, &not_equal_unaligned);
    // If any of the bytes we can see with the aligned address are changed we retry
    // Of course this isn't actually atomic (we'd need hardware unaligned atomics support for that)
    // but it's better than nothing
    as.SC_D(Ordering::AQRL, bit, bit, masked); // Write the same thing we just loaded in scratch
    as.BNEZ(bit, &loop_unaligned);
    as.SD(ecx_ebx, 0, address);

    // If here EDX:EAX == m64, and ECX:EBX was loaded to m64, need to set ZF
    rec.setFlag(X86_REF_ZF);
    as.J(&end);

    as.Bind(&not_equal_unaligned);
    rec.clearFlag(X86_REF_ZF);
    as.SRLI(edx, dst, 32);
    rec.setGPR(X86_REF_RAX, X86_SIZE_DWORD, dst); // will be zexted
    rec.setGPR(X86_REF_RDX, X86_SIZE_QWORD, edx);

    as.Bind(&end);
    rec.setLockHandled();
}

FAST_HANDLE(PAUSE) {
    if (Extensions::Zihintpause) {
        WARN("Emitting PAUSE instruction");
        as.PAUSE();
    }
}

FAST_HANDLE(FLD) {
    if (operands[0].size == 80 && operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::GPR address = rec.lea(&operands[0]);
        rec.writebackState();
        as.MV(a0, address);
        rec.callPointer(offsetof(ThreadState, f80_to_64));
        rec.restoreState();
        biscuit::FPR new_reg = rec.pushX87();
        as.FMV_D(new_reg, fa0);
    } else {
        biscuit::FPR st = rec.getST(&operands[0]);
        biscuit::FPR new_reg = rec.pushX87();
        as.FMV_D(new_reg, st); // move to temp because getST could return allocated FPR
    }
}

FAST_HANDLE(FILD) {
    biscuit::FPR ftemp = rec.pushX87();
    biscuit::GPR value = rec.getGPR(&operands[0]);
    switch (operands[0].size) {
    case 16: {
        rec.sext(value, value, X86_SIZE_WORD);
        as.FCVT_D_W(ftemp, value);
        break;
    }
    case 32: {
        as.FCVT_D_W(ftemp, value);
        break;
    }
    case 64: {
        as.FCVT_D_L(ftemp, value);
        break;
    }
    default: {
        UNREACHABLE();
    }
    }
}

void OP(void (Assembler::*func)(FPR, FPR, FPR, RMode), Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction,
        ZydisDecodedOperand* operands, bool pop, bool reverse = false) {
    biscuit::FPR lhs = rec.getST(&operands[0]);
    biscuit::FPR rhs = rec.getST(&operands[1]);

    ZydisDecodedOperand* result_operand = &operands[0];

    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        // Funnily, when the operand is memory the operation happens rhs op lhs
        std::swap(lhs, rhs);
        result_operand = &operands[1];
    }

    // TODO: don't use a separate FPR here
    biscuit::FPR result;
    if (!reverse) {
        (as.*func)(lhs, lhs, rhs, RMode::DYN);
        result = lhs;
    } else {
        (as.*func)(lhs, rhs, lhs, RMode::DYN);
        result = lhs;
    }
    rec.setST(result_operand, result);

    if (pop) {
        rec.popX87();
    }
}

FAST_HANDLE(FDIV) {
    OP(&Assembler::FDIV_D, rec, as, instruction, operands, false);
}

FAST_HANDLE(FDIVP) {
    OP(&Assembler::FDIV_D, rec, as, instruction, operands, true);
}

FAST_HANDLE(FIDIV) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR integer = rec.getGPR(&operands[0]);
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
    biscuit::FPR scratch = rec.scratchFPR();
    biscuit::FPR result = rec.scratchFPR();

    if (operands[0].size == 16) {
        rec.sext(integer, integer, X86_SIZE_WORD);
    }

    as.FCVT_D_W(scratch, integer);
    as.FDIV_D(result, st0, scratch);

    rec.setST(0, result);
}

FAST_HANDLE(FDIVR) {
    OP(&Assembler::FDIV_D, rec, as, instruction, operands, false, true);
}

FAST_HANDLE(FDIVRP) {
    OP(&Assembler::FDIV_D, rec, as, instruction, operands, true, true);
}

FAST_HANDLE(FIDIVR) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR integer = rec.getGPR(&operands[0]);
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
    biscuit::FPR scratch = rec.scratchFPR();
    biscuit::FPR result = rec.scratchFPR();

    if (operands[0].size == 16) {
        rec.sext(integer, integer, X86_SIZE_WORD);
    }

    as.FCVT_D_W(scratch, integer);
    as.FDIV_D(result, scratch, st0);

    rec.setST(0, result);
}

FAST_HANDLE(FMUL) {
    OP(&Assembler::FMUL_D, rec, as, instruction, operands, false);
}

FAST_HANDLE(FMULP) {
    OP(&Assembler::FMUL_D, rec, as, instruction, operands, true);
}

FAST_HANDLE(FIMUL) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR integer = rec.getGPR(&operands[0]);
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
    biscuit::FPR scratch = rec.scratchFPR();
    biscuit::FPR result = rec.scratchFPR();

    if (operands[0].size == 16) {
        rec.sext(integer, integer, X86_SIZE_WORD);
    }

    as.FCVT_D_W(scratch, integer);
    as.FMUL_D(result, st0, scratch);

    rec.setST(0, result);
}

FAST_HANDLE(FST) {
    biscuit::FPR st0 = rec.getST(0);
    rec.setST(&operands[0], st0);
}

FAST_HANDLE(FXCH) {
    u8 index = operands[0].reg.value - ZYDIS_REGISTER_ST0;
    ASSERT(index >= 1 && index <= 7);
    biscuit::FPR st0 = rec.getST(0);
    biscuit::FPR sti = rec.getST(index);
    biscuit::FPR temp = rec.scratchFPR();
    as.FMV_D(temp, st0);
    rec.setST(0, sti);
    rec.setST(index, temp);
}

FAST_HANDLE(FSTP) {
    biscuit::FPR st0 = rec.getST(0);
    rec.setST(&operands[0], st0);
    rec.popX87();
}

FAST_HANDLE(FADD) {
    OP(&Assembler::FADD_D, rec, as, instruction, operands, false);
}

FAST_HANDLE(FADDP) {
    OP(&Assembler::FADD_D, rec, as, instruction, operands, true);
}

FAST_HANDLE(FIADD) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR integer = rec.getGPR(&operands[0]);
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
    biscuit::FPR scratch = rec.scratchFPR();
    biscuit::FPR result = rec.scratchFPR();

    if (operands[0].size == 16) {
        rec.sext(integer, integer, X86_SIZE_WORD);
    }

    as.FCVT_D_W(scratch, integer);
    as.FADD_D(result, st0, scratch);

    rec.setST(0, result);
}

FAST_HANDLE(FSUB) {
    OP(&Assembler::FSUB_D, rec, as, instruction, operands, false);
}

FAST_HANDLE(FSUBP) {
    OP(&Assembler::FSUB_D, rec, as, instruction, operands, true);
}

FAST_HANDLE(FISUB) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR integer = rec.getGPR(&operands[0]);
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
    biscuit::FPR scratch = rec.scratchFPR();
    biscuit::FPR result = rec.scratchFPR();

    if (operands[0].size == 16) {
        rec.sext(integer, integer, X86_SIZE_WORD);
    }

    as.FCVT_D_W(scratch, integer);
    as.FSUB_D(result, st0, scratch);

    rec.setST(0, result);
}

FAST_HANDLE(FSUBR) {
    OP(&Assembler::FSUB_D, rec, as, instruction, operands, false, true);
}

FAST_HANDLE(FSUBRP) {
    OP(&Assembler::FSUB_D, rec, as, instruction, operands, true, true);
}

FAST_HANDLE(FISUBR) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR integer = rec.getGPR(&operands[0]);
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);
    biscuit::FPR scratch = rec.scratchFPR();
    biscuit::FPR result = rec.scratchFPR();

    if (operands[0].size == 16) {
        rec.sext(integer, integer, X86_SIZE_WORD);
    }

    as.FCVT_D_W(scratch, integer);
    as.FSUB_D(result, scratch, st0);

    rec.setST(0, result);
}

FAST_HANDLE(FSQRT) {
    biscuit::FPR st0 = rec.getST(0);
    as.FSQRT_D(st0, st0);
    rec.setST(0, st0);
}

FAST_HANDLE(FSIN) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fsin));
    rec.restoreState();
}

FAST_HANDLE(FCOS) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fcos));
    rec.restoreState();
}

FAST_HANDLE(FSINCOS) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fsincos));
    rec.restoreState();
}

FAST_HANDLE(FTST) {
    // TODO: most likely not a perfect implementation, for example when it comes to handling subnormals
    u64 mask = ~(C0_BIT | C2_BIT | C3_BIT);
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR class_bits = rec.scratch();
    biscuit::GPR rmask = rec.scratch();
    biscuit::GPR negative_bit = rec.scratch();
    biscuit::GPR equal_bit = rec.scratch();
    biscuit::GPR nan_bit = rec.scratch();
    as.LI(rmask, mask);
    biscuit::GPR fsw = rec.scratch();
    as.LHU(fsw, offsetof(ThreadState, fpu_sw), rec.threadStatePointer());
    as.FCLASS_D(class_bits, st0);
    as.AND(fsw, fsw, rmask);

    as.ANDI(negative_bit, class_bits, 0b111);
    as.SNEZ(negative_bit, negative_bit);
    as.SLLI(negative_bit, negative_bit, 8);

    as.SRLI(equal_bit, class_bits, 3);
    as.ANDI(equal_bit, equal_bit, 0b11);
    as.SNEZ(equal_bit, equal_bit);
    as.SLLI(equal_bit, equal_bit, 14);

    as.SRLI(nan_bit, class_bits, 8);
    as.ANDI(nan_bit, nan_bit, 0b11);
    as.SNEZ(nan_bit, nan_bit);
    as.SLLI(rmask, nan_bit, 8);
    as.SLLI(nan_bit, nan_bit, 10);
    as.OR(rmask, rmask, nan_bit);
    as.SLLI(nan_bit, nan_bit, 4);
    as.OR(rmask, rmask, nan_bit);

    as.OR(fsw, fsw, rmask);
    as.OR(fsw, fsw, negative_bit);
    as.OR(fsw, fsw, equal_bit);

    as.SH(fsw, offsetof(ThreadState, fpu_sw), rec.threadStatePointer());
}

FAST_HANDLE(FPATAN) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fpatan));
    rec.restoreState();

    // FPATAN also pops the stack
    rec.popX87();
}

FAST_HANDLE(FPTAN) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fptan));
    rec.restoreState();

    // FPTAN also pushes 1.0 for compatibility reasons
    biscuit::GPR temp = rec.scratch();
    biscuit::FPR one = rec.pushX87();
    as.LI(temp, 0x3FF0000000000000ull);
    as.FMV_D_X(one, temp);
}

FAST_HANDLE(FWAIT) {
    WARN("FWAIT encountered, treating as NOP");
}

FAST_HANDLE(FFREE) {
    WARN("FFREE encountered, treating as NOP");
}

FAST_HANDLE(FPREM) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fprem));
    rec.restoreState();
}

FAST_HANDLE(F2XM1) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_f2xm1));
    rec.restoreState();
}

FAST_HANDLE(FSCALE) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fscale));
    rec.restoreState();
}

FAST_HANDLE(FYL2X) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fyl2x));
    rec.restoreState();

    // FYL2X also pops the stack
    rec.popX87();
}

FAST_HANDLE(FYL2XP1) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fyl2xp1));
    rec.restoreState();

    // FYL2XP1 also pops the stack
    rec.popX87();
}

FAST_HANDLE(FXAM) {
    rec.writebackState();
    as.MV(a0, rec.threadStatePointer());
    rec.callPointer(offsetof(ThreadState, felix86_fxam));
    rec.restoreState();
}

FAST_HANDLE(FNSTENV) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    if (instruction.attributes & ZYDIS_ATTRIB_HAS_OPERANDSIZE) {
        rec.callPointer(offsetof(ThreadState, felix86_fstenv_16));
    } else {
        rec.callPointer(offsetof(ThreadState, felix86_fstenv_32));
    }
    rec.restoreState();
}

FAST_HANDLE(FNSTSW) {
    biscuit::GPR temp = rec.scratch();
    as.LHU(temp, offsetof(ThreadState, fpu_sw), rec.threadStatePointer());
    rec.setGPR(&operands[0], temp);
}

FAST_HANDLE(FLDENV) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    if (instruction.attributes & ZYDIS_ATTRIB_HAS_OPERANDSIZE) {
        rec.callPointer(offsetof(ThreadState, felix86_fldenv_16));
    } else {
        rec.callPointer(offsetof(ThreadState, felix86_fldenv_32));
    }
    rec.restoreState();
}

void FIST(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedOperand* operands, bool pop, RMode mode = RMode::DYN) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR address = rec.lea(&operands[0]);
    biscuit::GPR integer = rec.scratch();

    if (operands[0].size == 16) {
        as.FCVT_W_D(integer, st0, mode);
        rec.writeMemory(integer, address, 0, X86_SIZE_WORD);
    } else if (operands[0].size == 32) {
        as.FCVT_W_D(integer, st0, mode);
        rec.writeMemory(integer, address, 0, X86_SIZE_DWORD);
    } else if (operands[0].size == 64) {
        as.FCVT_L_D(integer, st0, mode);
        rec.writeMemory(integer, address, 0, X86_SIZE_QWORD);
    } else {
        UNREACHABLE();
    }

    if (pop) {
        rec.popX87();
    }
}

FAST_HANDLE(FIST) {
    FIST(rec, rip, as, operands, false);
}

FAST_HANDLE(FISTP) {
    FIST(rec, rip, as, operands, true);
}

FAST_HANDLE(FISTTP) {
    FIST(rec, rip, as, operands, true, RMode::RTZ);
}

void FCOMI(Recompiler& rec, Assembler& as, ZydisDecodedOperand* operands, bool pop) {
    biscuit::GPR cond = rec.scratch();
    biscuit::GPR cond2 = rec.scratch();
    biscuit::FPR st0 = rec.getST(&operands[0]);
    biscuit::FPR sti = rec.getST(&operands[1]);

    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR cf = rec.flag(X86_REF_CF);

    Label less_than, equal, greater_than, unordered, end;

    // Most likely result - not unordered
    as.SB(x0, offsetof(ThreadState, pf), rec.threadStatePointer());

    as.FEQ_D(cond, st0, st0);
    as.FEQ_D(cond2, sti, sti);
    as.AND(cond, cond, cond2);
    as.BEQZ(cond, &unordered);

    as.FLT_D(cond, st0, sti);
    as.BNEZ(cond, &less_than);

    as.FLT_D(cond, sti, st0);
    as.BNEZ(cond, &greater_than);

    // Implicit fallthrough for when comparison is equal (not less than, not greater than, not unordered)
    as.LI(zf, 1);
    as.LI(cf, 0);
    as.J(&end);

    as.Bind(&greater_than);
    as.LI(zf, 0);
    as.LI(cf, 0);
    as.J(&end);

    as.Bind(&unordered);
    as.LI(zf, 1);
    as.LI(cf, 1);
    as.SB(cf, offsetof(ThreadState, pf), rec.threadStatePointer());
    as.J(&end);

    as.Bind(&less_than);
    as.LI(zf, 0);
    as.LI(cf, 1);

    as.Bind(&end);

    rec.resetScratch();
    if (pop) {
        rec.popX87();
    }
}

// We don't support exceptions ATM, same as FUCOMI
FAST_HANDLE(FCOMI) {
    FCOMI(rec, as, operands, false);
}

FAST_HANDLE(FUCOMI) {
    FCOMI(rec, as, operands, false);
}

FAST_HANDLE(FCOMIP) {
    FCOMI(rec, as, operands, true);
}

FAST_HANDLE(FUCOMIP) {
    FCOMI(rec, as, operands, true);
}

void FCOM(Recompiler& rec, Assembler& as, ZydisDecodedOperand* operands, int pop_count) {
    biscuit::FPR st0, src;
    if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[0].reg.value == ZYDIS_REGISTER_ST0) {
        st0 = rec.getST(&operands[0]);
        src = rec.getST(&operands[1]);
    } else {
        st0 = rec.getST(&operands[1]);
        src = rec.getST(&operands[0]);
    }

    biscuit::GPR c0 = rec.scratch();
    biscuit::GPR c2 = rec.scratch();
    biscuit::GPR c3 = rec.scratch();
    biscuit::GPR nan1 = rec.scratch();
    biscuit::GPR nan2 = rec.scratch();

    // Branchless way of doing this
    as.LI(c0, 0);
    as.LI(c2, 0);
    as.LI(c3, 0);
    as.FEQ_D(nan1, st0, st0);
    as.XORI(nan1, nan1, 1);
    as.FEQ_D(nan2, src, src);
    as.XORI(nan2, nan2, 1);
    as.OR(nan1, nan1, nan2);

    as.FLT_D(c0, st0, src);
    as.FEQ_D(c3, st0, src);
    // If either is NaN set all to 1s
    as.OR(c0, c0, nan1);
    as.OR(c3, c3, nan1);
    as.OR(c2, c2, nan1);
    as.SLLI(c2, c2, 10);
    as.SLLI(c0, c0, 8);
    as.SLLI(c3, c3, 14);
    as.OR(c0, c0, c2);
    as.OR(c0, c0, c3);

    as.SH(c0, offsetof(ThreadState, fpu_sw), rec.threadStatePointer());

    rec.resetScratch();
    if (pop_count == 1) {
        rec.popX87();
    } else if (pop_count == 2) {
        // TODO: optimize me please
        rec.popX87();
        rec.popX87();
    }
}

FAST_HANDLE(FCOM) {
    FCOM(rec, as, operands, 0);
}

FAST_HANDLE(FCOMP) {
    FCOM(rec, as, operands, 1);
}

FAST_HANDLE(FCOMPP) {
    FCOM(rec, as, operands, 2);
}

FAST_HANDLE(FUCOM) {
    FCOM(rec, as, operands, 0);
}

FAST_HANDLE(FUCOMP) {
    FCOM(rec, as, operands, 1);
}

FAST_HANDLE(FUCOMPP) {
    FCOM(rec, as, operands, 2);
}

FAST_HANDLE(FRNDINT) {
    biscuit::FPR st0 = rec.getST(0);
    biscuit::GPR temp = rec.scratch();
    as.FCVT_L_D(temp, st0);
    as.FCVT_D_L(st0, temp);
    rec.setST(0, st0);
}

FAST_HANDLE(FCHS) {
    biscuit::FPR st0 = rec.getST(0);
    as.FNEG_D(st0, st0);
    rec.setST(0, st0);
}

FAST_HANDLE(FLD1) {
    biscuit::FPR st = rec.pushX87();

    if (Extensions::Zfa) {
        as.FLI_D(st, 1.0);
    } else {
        biscuit::GPR temp = rec.scratch();
        as.LI(temp, 0x3FF0000000000000ull);
        as.FMV_D_X(st, temp);
    }
}

FAST_HANDLE(FLDL2T) {
    constexpr u64 value = 0x400A'934F'0979'A371ull;
    biscuit::FPR st = rec.pushX87();
    biscuit::GPR temp = rec.scratch();
    as.LI(temp, value);
    as.FMV_D_X(st, temp);
}

FAST_HANDLE(FLDL2E) {
    constexpr u64 value = 0x3FF7'1547'652B'82FEull;
    biscuit::FPR st = rec.pushX87();
    biscuit::GPR temp = rec.scratch();
    as.LI(temp, value);
    as.FMV_D_X(st, temp);
}

FAST_HANDLE(FLDPI) {
    constexpr u64 value = 0x4009'21FB'5444'2D18ull;
    biscuit::FPR st = rec.pushX87();
    biscuit::GPR temp = rec.scratch();
    as.LI(temp, value);
    as.FMV_D_X(st, temp);
}

FAST_HANDLE(FLDLG2) {
    constexpr u64 value = 0x3FD3'4413'509F'79FFull;
    biscuit::FPR st = rec.pushX87();
    biscuit::GPR temp = rec.scratch();
    as.LI(temp, value);
    as.FMV_D_X(st, temp);
}

FAST_HANDLE(FLDLN2) {
    constexpr u64 value = 0x3FE6'2E42'FEFA'39EFull;
    biscuit::FPR st = rec.pushX87();
    biscuit::GPR temp = rec.scratch();
    as.LI(temp, value);
    as.FMV_D_X(st, temp);
}

FAST_HANDLE(FLDZ) {
    biscuit::FPR st = rec.pushX87();
    as.FMV_D_X(st, x0);
}

FAST_HANDLE(FABS) {
    biscuit::FPR st0 = rec.getST(0);
    as.FABS_D(st0, st0);
    rec.setST(0, st0);
}

FAST_HANDLE(FNSTCW) {
    biscuit::GPR address = rec.lea(&operands[0]);
    biscuit::GPR temp = rec.scratch();
    as.LHU(temp, offsetof(ThreadState, fpu_cw), Recompiler::threadStatePointer());
    as.SH(temp, 0, address);
}

FAST_HANDLE(FLDCW) {
    biscuit::GPR address = rec.lea(&operands[0]);
    biscuit::GPR temp = rec.scratch();
    as.LHU(temp, 0, address);
    as.SH(temp, offsetof(ThreadState, fpu_cw), Recompiler::threadStatePointer());

    biscuit::GPR rc = rec.scratch();
    // Extract rounding mode from FPU control word
    as.SRLI(rc, temp, 10);
    as.ANDI(rc, rc, 0b11);

    // Here's how the rounding modes match up
    // 00 - Round to nearest (even) x86 -> 00 RISC-V
    // 01 - Round down (towards -inf) x86 -> 10 RISC-V
    // 10 - Round up (towards +inf) x86 -> 11 RISC-V
    // 11 - Round towards zero x86 -> 01 RISC-V
    // So we can shift the following bit sequence to the right and mask it
    // 01111000, shift by the rc * 2 and we get the RISC-V rounding mode
    as.SLLI(rc, rc, 1);
    as.LI(temp, 0b01111000);
    as.SRL(temp, temp, rc);
    as.ANDI(temp, temp, 0b11);
    as.FSRM(x0, temp);

    as.SB(temp, offsetof(ThreadState, rmode_x87), rec.threadStatePointer());

    rec.setFsrmSSE(false);
}

FAST_HANDLE(FNINIT) {
    biscuit::GPR temp = rec.scratch();
    as.LI(temp, 0x037F);
    as.SH(temp, offsetof(ThreadState, fpu_cw), Recompiler::threadStatePointer());

    as.LI(temp, -1);
    as.SH(temp, offsetof(ThreadState, fpu_tw), Recompiler::threadStatePointer());

    as.SB(x0, offsetof(ThreadState, fpu_top), Recompiler::threadStatePointer());

    // FINIT sets it to nearest neighbor which happens to be 0 in both x86 and RISC-V
    as.FSRM(x0);
    rec.setFsrmSSE(false);
    rec.resetX87();
}

void FCMOV(Recompiler& rec, Assembler& as, ZydisDecodedOperand* operands, biscuit::GPR cond) {
    biscuit::Label not_true;
    as.BEQZ(cond, &not_true);
    biscuit::FPR sti = rec.getST(&operands[1]);
    rec.setST(0, sti);
    as.Bind(&not_true);
}

FAST_HANDLE(FCMOVB) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    FCMOV(rec, as, operands, cf);
}

FAST_HANDLE(FCMOVE) {
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    FCMOV(rec, as, operands, zf);
}

FAST_HANDLE(FCMOVBE) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR cond = rec.scratch();
    as.OR(cond, cf, zf);
    FCMOV(rec, as, operands, cond);
}

FAST_HANDLE(FCMOVU) {
    biscuit::GPR pf = rec.flag(X86_REF_PF);
    FCMOV(rec, as, operands, pf);
}

FAST_HANDLE(FCMOVNB) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR cond = rec.scratch();
    as.XORI(cond, cf, 1);
    FCMOV(rec, as, operands, cond);
}

FAST_HANDLE(FCMOVNE) {
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR cond = rec.scratch();
    as.XORI(cond, zf, 1);
    FCMOV(rec, as, operands, cond);
}

FAST_HANDLE(FCMOVNBE) {
    biscuit::GPR cf = rec.flag(X86_REF_CF);
    biscuit::GPR zf = rec.flag(X86_REF_ZF);
    biscuit::GPR cond = rec.scratch();
    as.OR(cond, cf, zf);
    as.XORI(cond, cond, 1);
    FCMOV(rec, as, operands, cond);
}

FAST_HANDLE(FCMOVNU) {
    biscuit::GPR pf = rec.flag(X86_REF_PF);
    biscuit::GPR cond = rec.scratch();
    as.XORI(cond, pf, 1);
    FCMOV(rec, as, operands, cond);
}

FAST_HANDLE(FNSAVE) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    if (instruction.attributes & ZYDIS_ATTRIB_HAS_OPERANDSIZE) {
        rec.callPointer(offsetof(ThreadState, felix86_fsave_16));
    } else {
        rec.callPointer(offsetof(ThreadState, felix86_fsave_32));
    }
    rec.restoreState();
}

FAST_HANDLE(FRSTOR) {
    biscuit::GPR address = rec.lea(&operands[0]);
    rec.writebackState();
    as.MV(a1, address);
    as.MV(a0, rec.threadStatePointer());
    if (instruction.attributes & ZYDIS_ATTRIB_HAS_OPERANDSIZE) {
        rec.callPointer(offsetof(ThreadState, felix86_frstor_16));
    } else {
        rec.callPointer(offsetof(ThreadState, felix86_frstor_32));
    }
    rec.restoreState();
}

FAST_HANDLE(INT3) {
    WARN("Compiling an INT3");
    rec.writebackState();
    as.EBREAK();
    rec.stopCompiling();

    // Not coming back here
    // If the guest has installed a handler for the ebreak then it should hit it and change our RIP
    rec.callPointer(offsetof(ThreadState, felix86_crash_and_burn));
}

FAST_HANDLE(INT) {
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_IMMEDIATE);
    if (operands[0].imm.value.u == 0x80) {
        rec.writebackState();
        as.MV(a0, sp);
        as.LI(a1, rip + instruction.length);
        rec.callPointer(offsetof(ThreadState, felix86_syscall32));
        rec.restoreState();
    } else if (operands[0].imm.value.u == 3) {
        fast_INT3(rec, rip, as, instruction, operands);
    } else {
        ERROR("INT encountered with unknown immediate: %d", operands[0].imm.value.u);
    }
}

// INVLPG is used during thunking to do various special stuff based on the operand
// It is an instruction that no userspace program should ever use which is why it was picked
// ----------------------------------------------------------------------------------------------------
// <!> <!> See src/felix86/hle/guest_libs/README.md for more info on these functions <!> <!>
FAST_HANDLE(INVLPG) {
    if (g_config.thunks_path.empty()) {
        ERROR("INVLPG while thunking path not set?");
    }

    enum {
        INVLPG_GENERATE_TRAMPOLINE = ZYDIS_REGISTER_RAX,
        INVLPG_THUNK_CONSTRUCTOR = ZYDIS_REGISTER_RBX,
        INVLPG_GENERATE_TRAMPOLINE_PTR = ZYDIS_REGISTER_RCX,
        INVLPG_GUEST_CODE_FINISHED = ZYDIS_REGISTER_RDX,
    };

    ASSERT_MSG(instruction.length == 3, "Hit INVLPG instruction but it's not 3 bytes?");
    ASSERT(operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY);

    switch (operands[0].mem.base) {
    case INVLPG_GENERATE_TRAMPOLINE: {
        const char* name = (const char*)(rip + instruction.length);
        size_t name_size = strlen(name);
        ASSERT(name_size > 0);
        VERBOSE("Generating trampoline for %s", name);
        rec.writebackState();
        void* trampoline = Thunks::generateTrampoline(rec, name);
        ASSERT_MSG(trampoline != nullptr, "Failed to install trampoline for \"%s\" (%lx)", name, (u64)name);
        rec.restoreState();
        rip += name_size + 1; // also skip null byte
        break;
    }
    case INVLPG_GENERATE_TRAMPOLINE_PTR: {
        // Instead of generating a trampoline using a name, generate one using a ptr
        // This is good when we want to generate a trampoline when we have a host ptr ie. from getprocaddr functions
        // and we know its signature but we need a way to make the guest switch to host code when it tries to jump to that host ptr
        u64* address_ptr = (u64*)(rip + instruction.length);
        u64 address = *address_ptr;
        const char* signature = (const char*)(rip + instruction.length + 8);
        size_t signature_size = strlen(signature);
        const char* name = (const char*)(rip + instruction.length + 8 + signature_size + 1);
        size_t name_size = strlen(name);
        VERBOSE("Generating trampoline for %lx (%s %s)", address, name, signature);
        rec.writebackState();
        void* trampoline = Thunks::generateTrampoline(rec, name, signature, address);
        ASSERT_MSG(trampoline != nullptr, "Failed to install trampoline for %lx", address);
        rec.restoreState();
        rip += 8 + signature_size + 1 + name_size + 1; // also skip null bytes
        break;
    }
    case INVLPG_THUNK_CONSTRUCTOR: {
        u8* signature = (u8*)(rip + instruction.length + 1);
        u64 pointers = (u64)signature + 4;
        ASSERT_MSG(*(u32*)signature == 0x12345678, "Signature check failed on library constructor");
        ASSERT_MSG((pointers & 0b111) == 0, "Pointer table not aligned?");

        const char* name = (const char*)*(u64*)pointers;
        GuestPointers* guest_pointers = (GuestPointers*)(pointers + 8);
        ASSERT_MSG(name, "Library name is null?");
        ASSERT_MSG(strlen(name) < 30, "Library name too long? For thunked library %s", name);
        VERBOSE("Running constructor for thunked library %s", name);

        Thunks::runConstructor(name, guest_pointers);
        break;
    }
    case INVLPG_GUEST_CODE_FINISHED: {
        rec.setExitReason(ExitReason::EXIT_REASON_GUEST_CODE_FINISHED);
        rec.writebackState();
        as.MV(a0, sp);
        rec.callPointer(offsetof(ThreadState, felix86_exit_dispatcher));
        rec.stopCompiling();
        break;
    }
    default: {
        ERROR("Unknown INVLPG instruction base operand?");
        break;
    }
    }
}

FAST_HANDLE(ANDN) {
    biscuit::GPR result = operands[0].size == 64 ? rec.getGPR(&operands[0]) : rec.scratch();
    biscuit::GPR src1 = rec.getGPR(&operands[1], X86_SIZE_QWORD);
    biscuit::GPR src2;
    if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        src2 = rec.getGPR(&operands[2]);
    } else {
        src2 = rec.getGPR(&operands[2], X86_SIZE_QWORD);
    }
    as.ANDN(result, src2, src1);
    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        rec.updateSign(result, rec.zydisToSize(operands[0].size));
    }
    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        rec.updateZero(result, rec.zydisToSize(operands[0].size));
    }
    rec.setGPR(&operands[0], result);
}

// AVX starts here...
FAST_HANDLE(VMOVAPS) {
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVec(&operands[0], src);
}

FAST_HANDLE(VMOVAPD) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVUPS) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVUPD) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VLDDQU) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVDQA) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVDQU) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVNTDQ) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVNTDQA) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVNTPS) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVNTPD) {
    fast_VMOVAPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVD) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        if (rec.isXMM(rec.zydisToRef(operands[0].reg.value))) {
            biscuit::Vec dst = rec.getVec(&operands[0]);
            biscuit::Vec src;
            if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY || rec.isXMM(rec.zydisToRef(operands[1].reg.value))) {
                src = rec.getVec(&operands[1]);
            } else {
                rec.setVectorState(SEW::E32, 8);
                ASSERT(operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER && rec.isGPR(operands[1].reg.value));
                src = rec.scratchVec();
                biscuit::GPR reg = rec.getGPR(&operands[1], X86_SIZE_QWORD);
                as.VMV_SX(src, reg);
            }
            rec.setVectorState(SEW::E32, 8);
            as.VMV(v0, 0b1);
            as.VMNOT(v0, v0);
            rec.v0Modified();
            as.VMERGE(dst, src, 0);
            rec.setVec(&operands[0], dst);
        } else {
            biscuit::GPR dst = rec.scratch();
            biscuit::Vec src = rec.getVec(&operands[1]);
            rec.setVectorState(SEW::E32, 1);
            as.VMV_XS(dst, src);
            rec.setGPR(&operands[0], dst);
        }
    } else {
    }
}

FAST_HANDLE(VMOVQ) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        if (rec.isXMM(rec.zydisToRef(operands[0].reg.value))) {
            biscuit::Vec dst = rec.getVec(&operands[0]);
            biscuit::Vec src;
            if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY || rec.isXMM(rec.zydisToRef(operands[1].reg.value))) {
                src = rec.getVec(&operands[1]);
            } else {
                rec.setVectorState(SEW::E64, 4);
                ASSERT(operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER && rec.isGPR(operands[1].reg.value));
                src = rec.scratchVec();
                biscuit::GPR reg = rec.getGPR(&operands[1], X86_SIZE_QWORD);
                as.VMV_SX(src, reg);
            }
            rec.setVectorState(SEW::E64, 4);
            as.VMV(v0, 0b1110);
            rec.v0Modified();
            as.VMERGE(dst, src, 0);
            rec.setVec(&operands[0], dst);
        } else {
            biscuit::GPR dst = rec.scratch();
            biscuit::Vec src = rec.getVec(&operands[1]);
            rec.setVectorState(SEW::E64, 1);
            as.VMV_XS(dst, src);
            rec.setGPR(&operands[0], dst);
        }
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(VMOVSS) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        rec.setVectorState(SEW::E32, 1);
        as.VMV1R(result, src1);
        as.VMV(result, src2);
        rec.setVec(&operands[0], result);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 8);
        as.VXOR(result, result, result);
        rec.setVectorState(SEW::E32, 1);
        as.VMV(result, src);
        as.VMV1R(dst, result); // skip zero extending because of xmm
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(VMOVSD) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_REGISTER && operands[1].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        rec.setVectorState(SEW::E64, 1);
        as.VMV1R(result, src1);
        as.VMV(result, src2);
        rec.setVec(&operands[0], result);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVec(&operands[0], src);
    } else if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec dst = rec.getVec(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 4);
        as.VXOR(result, result, result);
        rec.setVectorState(SEW::E64, 1);
        as.VMV(result, src);
        as.VMV1R(dst, result); // skip zero extending because of xmm
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(VMOVSHDUP) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec left = rec.scratchVec();
    biscuit::Vec right = rec.scratchVec();

    as.LI(shift, 32);
    rec.setVectorState(SEW::E64, 4);
    as.VSRL(right, src, shift);
    as.VSLL(left, right, shift);
    as.VOR(dst, left, right);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VMOVSLDUP) {
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec left = rec.scratchVec();
    biscuit::Vec right = rec.scratchVec();

    as.LI(shift, 32);
    rec.setVectorState(SEW::E64, 4);
    as.VSLL(left, src, shift);
    as.VSRL(right, left, shift);
    as.VOR(dst, left, right);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VZEROUPPER) {
    biscuit::GPR temp = rec.scratch();
    biscuit::Vec first_group = rec.allocatedVec(X86_REF_XMM0);
    biscuit::Vec second_group = rec.allocatedVec(X86_REF_XMM8);
    as.VSETVLI(temp, x0, SEW::E8);
    rec.vsplat(v0, 0b11001100);
    as.VSETVLI(temp, x0, SEW::E64, LMUL::M8);
    as.VXOR(first_group, first_group, first_group, VecMask::Yes);
    if (!g_mode32) {
        as.VXOR(second_group, second_group, second_group, VecMask::Yes);
    }
    rec.v0Modified();
    rec.resetVectorState();
}

FAST_HANDLE(VZEROALL) {
    biscuit::GPR temp = rec.scratch();
    biscuit::Vec first_group = rec.allocatedVec(X86_REF_XMM0);
    biscuit::Vec second_group = rec.allocatedVec(X86_REF_XMM8);
    as.VSETVLI(temp, x0, SEW::E64, LMUL::M8);
    as.VXOR(first_group, first_group, first_group);
    if (!g_mode32) {
        as.VXOR(second_group, second_group, second_group);
    }
    rec.resetVectorState();
}

FAST_HANDLE(VMASKMOVDQU) {
    biscuit::GPR address = rec.getGPR(X86_REF_RDI, X86_SIZE_QWORD);
    biscuit::Vec data = rec.getVec(&operands[0]);
    biscuit::Vec mask = rec.getVec(&operands[1]);
    biscuit::GPR imm = rec.scratch();
    as.LI(imm, 0x7F);
    rec.setVectorState(SEW::E8, 16);
    as.VMSGTU(v0, mask, imm); // >= 0x80 -> bit 7 set in element
    as.VSE8(data, address, VecMask::Yes);
    rec.v0Modified();
}

FAST_HANDLE(VMASKMOVPD) {
    int elements = instruction.raw.vex.L ? 4 : 2;
    biscuit::Vec mask = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, elements);
    as.VMSLT(v0, mask, x0);
    rec.v0Modified();
    if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec temp = rec.scratchVec();
        biscuit::GPR address = rec.lea(&operands[2]);
        as.VLE64(temp, address, VecMask::Yes);
        as.VMNOT(v0, v0);
        rec.v0Modified();
        as.VXOR(temp, temp, temp, VecMask::Yes);
        rec.setVec(&operands[0], temp);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec data = rec.getVec(&operands[2]);
        biscuit::GPR address = rec.lea(&operands[0]);
        as.VSE64(data, address, VecMask::Yes);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(VMASKMOVPS) {
    int elements = instruction.raw.vex.L ? 8 : 4;
    biscuit::Vec mask = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E32, elements);
    as.VMSLT(v0, mask, x0);
    rec.v0Modified();
    if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec temp = rec.scratchVec();
        biscuit::GPR address = rec.lea(&operands[2]);
        as.VLE32(temp, address, VecMask::Yes);
        as.VMNOT(v0, v0);
        rec.v0Modified();
        as.VXOR(temp, temp, temp, VecMask::Yes);
        rec.setVec(&operands[0], temp);
    } else if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec data = rec.getVec(&operands[2]);
        biscuit::GPR address = rec.lea(&operands[0]);
        as.VSE32(data, address, VecMask::Yes);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(VPMASKMOVD) {
    fast_VMASKMOVPS(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPMASKMOVQ) {
    fast_VMASKMOVPD(rec, rip, as, instruction, operands);
}

using FuncPtr2 = void (Assembler::*)(biscuit::Vec, biscuit::Vec, biscuit::VecMask);
using FuncPtr3 = void (Assembler::*)(biscuit::Vec, biscuit::Vec, biscuit::Vec, biscuit::VecMask);

template <typename Func>
inline static void AVX_Operation(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, Func operation,
                                 SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    int element_count = elements == 1 ? 1 : elements / (is_xmms ? 2 : 1);

    // In 1 element operations like vaddss or vsqrtss, bits 127:32/127:64 are src1 bits
    if (element_count == 1 && dst != src1) {
        ASSERT(is_xmms); // aka dst == scratchVec
        as.VMV1R(dst, src1);
    }

    biscuit::Vec src2 = instruction.operand_count == 3 ? rec.getVec(&operands[2]) : src1;
    rec.setVectorState(sew, element_count);
    if constexpr (std::is_same_v<Func, FuncPtr3>) {
        (as.*operation)(dst, src1, src2, VecMask::No);
    } else if constexpr (std::is_same_v<Func, FuncPtr2>) {
        (as.*operation)(dst, src2, VecMask::No);
    } else {
        static_assert(false);
    }
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMULHRSW) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec product = rec.scratchVecM2();
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(SEW::E16, 16);
    as.VWMUL(product, src1, src2);
    rec.setVectorState(SEW::E32, 16, LMUL::M2);
    as.VSRL(product, product, 14);
    as.VADD(product, product, 1);
    rec.setVectorState(SEW::E16, 16);
    as.VNSRL(dst, product, 1);
    rec.setVec(&operands[0], dst);
}

void VPSIGN(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vl) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(sew, vl);

    as.VMSLT(v0, src2, x0);
    as.VMV(result, src1);
    as.VRSUB(result, src1, x0, VecMask::Yes);
    as.VMSEQ(v0, src2, x0);
    as.VXOR(result, result, result, VecMask::Yes);

    rec.v0Modified();
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VPSIGND) {
    VPSIGN(rec, rip, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPSIGNW) {
    VPSIGN(rec, rip, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPSIGNB) {
    VPSIGN(rec, rip, as, instruction, operands, SEW::E8, 32);
}

FAST_HANDLE(VADDSS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFADD, SEW::E32, 1);
}

FAST_HANDLE(VSUBSS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFSUB, SEW::E32, 1);
}

FAST_HANDLE(VMULSS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMUL, SEW::E32, 1);
}

FAST_HANDLE(VDIVSS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFDIV, SEW::E32, 1);
}

FAST_HANDLE(VSQRTSS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFSQRT, SEW::E32, 1);
}

FAST_HANDLE(VADDSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFADD, SEW::E64, 1);
}

FAST_HANDLE(VSUBSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFSUB, SEW::E64, 1);
}

FAST_HANDLE(VMULSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMUL, SEW::E64, 1);
}

FAST_HANDLE(VDIVSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFDIV, SEW::E64, 1);
}

FAST_HANDLE(VSQRTSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFSQRT, SEW::E64, 1);
}

FAST_HANDLE(VADDPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFADD, SEW::E32, 8);
}

FAST_HANDLE(VSUBPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFSUB, SEW::E32, 8);
}

FAST_HANDLE(VMULPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMUL, SEW::E32, 8);
}

FAST_HANDLE(VDIVPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFDIV, SEW::E32, 8);
}

FAST_HANDLE(VSQRTPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFSQRT, SEW::E32, 8);
}

FAST_HANDLE(VADDPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFADD, SEW::E64, 4);
}

FAST_HANDLE(VSUBPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFSUB, SEW::E64, 4);
}

FAST_HANDLE(VMULPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMUL, SEW::E64, 4);
}

FAST_HANDLE(VDIVPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFDIV, SEW::E64, 4);
}

FAST_HANDLE(VSQRTPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFSQRT, SEW::E64, 4);
}

FAST_HANDLE(VPMULLW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMUL, SEW::E16, 16);
}

FAST_HANDLE(VPMULHW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMULH, SEW::E16, 16);
}

FAST_HANDLE(VPMULHUW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMULHU, SEW::E16, 16);
}

FAST_HANDLE(VPMULLD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMUL, SEW::E32, 8);
}

FAST_HANDLE(VPMULUDQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec shifted_src1 = rec.scratchVec();
    biscuit::Vec shifted_src2 = rec.scratchVec();
    biscuit::GPR shift = rec.scratch();
    as.LI(shift, 32);
    rec.setVectorState(SEW::E64, 4);
    as.VSLL(shifted_src1, src1, shift);
    as.VSLL(shifted_src2, src2, shift);
    as.VSRL(shifted_src1, shifted_src1, shift);
    as.VSRL(shifted_src2, shifted_src2, shift);
    as.VMUL(dst, shifted_src1, shifted_src2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMULDQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec shifted_src1 = rec.scratchVec();
    biscuit::Vec shifted_src2 = rec.scratchVec();
    biscuit::GPR shift = rec.scratch();
    as.LI(shift, 32);
    rec.setVectorState(SEW::E64, 4);
    as.VSLL(shifted_src1, src1, shift);
    as.VSLL(shifted_src2, src2, shift);
    as.VSRA(shifted_src1, shifted_src1, shift);
    as.VSRA(shifted_src2, shifted_src2, shift);
    as.VMUL(dst, shifted_src1, shifted_src2);
    rec.setVec(&operands[0], dst);
}

// PS variants are more likely to be adjacent to other PS variants thus using E32/8 should save vsetivlis sometimes
FAST_HANDLE(VANDPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VAND, SEW::E32, 8);
}

FAST_HANDLE(VANDPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VAND, SEW::E64, 4);
}

FAST_HANDLE(VPAND) {
    fast_VANDPD(rec, rip, as, instruction, operands);
}

void VRCP(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec onevec = rec.scratchVec();
    int element_count = elements == 1 ? 1 : elements / (is_xmms ? 2 : 1);

    // In 1 element operations like vaddss or vsqrtss, bits 127:32/127:64 are src1 bits
    if (element_count == 1 && dst != src1) {
        ASSERT(is_xmms); // aka dst == scratchVec
        as.VMV1R(dst, src1);
    }

    biscuit::Vec src2 = instruction.operand_count == 3 ? rec.getVec(&operands[2]) : src1;
    rec.setVectorState(sew, element_count);
    biscuit::GPR ones = rec.scratch();
    as.LI(ones, 0x3F800000);
    as.VMV(onevec, ones);
    as.VFDIV(dst, onevec, src2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VRCPSS) {
    VRCP(rec, as, instruction, operands, SEW::E32, 1);
}

FAST_HANDLE(VRCPPS) {
    VRCP(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VAESENC) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses VAESENC");
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        rec.setVectorState(SEW::E32, 8);
        as.VMV1R(result, src1);
        as.VAESEM_VV(result, src2);
        rec.setVec(&operands[0], result);
    } else {
        ERROR("Hit VAESENC instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(VAESENCLAST) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses VAESENCLAST");
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        rec.setVectorState(SEW::E32, 8);
        as.VMV1R(result, src1);
        as.VAESEF_VV(result, src2);
        rec.setVec(&operands[0], result);
    } else {
        ERROR("Hit VAESENCLAST instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(VAESDEC) {
    // See AESDEC
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses VAESDEC");
        u64 constant = 0x63636363;
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        biscuit::Vec vtemp = rec.scratchVec();
        biscuit::Vec zeroes = rec.scratchVec();
        biscuit::Vec srctemp = rec.scratchVec();
        biscuit::GPR temp = rec.scratch();
        rec.setVectorState(SEW::E32, 8);
        as.VMV1R(srctemp, src1);
        as.VXOR(zeroes, zeroes, zeroes);
        as.VAESDF_VV(srctemp, zeroes);
        as.LI(temp, constant);
        as.VMV(vtemp, temp);
        as.VAESDM_VV(vtemp, srctemp);
        as.VXOR(srctemp, vtemp, src2);
        rec.setVec(&operands[0], srctemp);
    } else {
        ERROR("Hit VAESDEC instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(VAESDECLAST) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses VAESDECLAST");
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        rec.setVectorState(SEW::E32, 8);
        as.VMV1R(result, src1);
        as.VAESDF_VV(result, src2);
        rec.setVec(&operands[0], result);
    } else {
        ERROR("Hit VAESDECLAST instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(VAESIMC) {
    if (Extensions::Zvkned) {
        WARN_ONCE("This program uses VAESIMC");
        biscuit::GPR temp = rec.scratch();
        biscuit::Vec dst = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E32, 4);
        u64 constant = 0x63636363; // see AESDEC
        as.LI(temp, constant);
        as.VMV(dst, temp);
        as.VAESDM_VV(dst, src);
        rec.setVec(&operands[0], dst);
    } else {
        ERROR("Hit VAESIMC instruction but system does not support Zvkned extension");
    }
}

FAST_HANDLE(VAESKEYGENASSIST) {
    fast_AESKEYGENASSIST(rec, rip, as, instruction, operands);
    biscuit::Vec dst = rec.getVec(&operands[0]);
    rec.vzeroTopBits(dst, dst);
}

FAST_HANDLE(VPERMD) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec iota = rec.getVec(&operands[1]);
    biscuit::Vec data = rec.getVec(&operands[2]);
    biscuit::Vec masked_iota = rec.scratchVec();
    rec.setVectorState(SEW::E32, 8);
    as.VAND(masked_iota, iota, 0b111);
    if (dst == data) {
        // VRGATHER can't overlap dst/src register groups
        dst = rec.scratchVec();
    }
    as.VRGATHER(dst, data, masked_iota);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPERMQ) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec data = rec.getVec(&operands[1]);
    biscuit::Vec iota_vec = rec.scratchVec();
    u64 iota = rec.getImmediate(&operands[2]);
    u64 expanded_iota = (iota & 0b11) | ((iota >> 2) & 0b11) << 16 | ((iota >> 4) & 0b11) << 32 | ((iota >> 6) & 0b11) << 48;
    rec.setVectorState(SEW::E64, 4);
    rec.vsplat(iota_vec, expanded_iota);
    if (dst == data) {
        // VRGATHER can't overlap dst/src register groups
        dst = rec.scratchVec();
    }
    as.VRGATHEREI16(dst, data, iota_vec);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPERMPS) {
    fast_VPERMD(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPERMPD) {
    fast_VPERMQ(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPERMILPS) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec data = rec.getVec(&operands[1]);
        biscuit::Vec iota_vec = rec.scratchVec();
        u64 iota = rec.getImmediate(&operands[2]);
        u64 expanded_iota = (iota & 0b11) | ((iota >> 2) & 0b11) << 16 | ((iota >> 4) & 0b11) << 32 | ((iota >> 6) & 0b11) << 48;
        rec.setVectorState(SEW::E64, 2);
        rec.vsplat(iota_vec, expanded_iota);
        rec.setVectorState(SEW::E16, 8);
        // Make a mask for the upper elements
        as.VID(v0);
        as.VMSGT(v0, v0, 3);
        rec.v0Modified();
        // Upper elements can pick elements > 4
        as.VOR(iota_vec, iota_vec, 0b100, VecMask::Yes);
        rec.setVectorState(SEW::E32, 8);
        as.VRGATHEREI16(result, data, iota_vec);
        rec.setVec(&operands[0], result);
    } else {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec data = rec.getVec(&operands[1]);
        biscuit::Vec iota = rec.getVec(&operands[2]);
        biscuit::Vec modified_iota = rec.scratchVec();
        rec.setVectorState(SEW::E32, 8);
        // Make a mask for the upper elements
        as.VID(v0);
        as.VMSGT(v0, v0, 3);
        rec.v0Modified();
        as.VAND(modified_iota, iota, 0b11);
        // Upper elements can pick elements > 4
        as.VOR(modified_iota, modified_iota, 0b100, VecMask::Yes);
        as.VRGATHER(result, data, modified_iota);
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VPERMILPD) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec data = rec.getVec(&operands[1]);
        biscuit::Vec iota_vec = rec.scratchVec();
        u64 iota = rec.getImmediate(&operands[2]);
        u64 expanded_iota = (iota & 0b1) | ((iota >> 1) & 0b1) << 16 | (((iota >> 2) & 0b1) + 0b10) << 32 | (((iota >> 3) & 0b1) + 0b10) << 48;
        rec.setVectorState(SEW::E64, 4);
        rec.vsplat(iota_vec, expanded_iota);
        as.VRGATHEREI16(result, data, iota_vec);
        rec.setVec(&operands[0], result);
    } else {
        biscuit::Vec result = rec.scratchVec();
        biscuit::Vec data = rec.getVec(&operands[1]);
        biscuit::Vec iota = rec.getVec(&operands[2]);
        biscuit::Vec modified_iota = rec.scratchVec();
        rec.setVectorState(SEW::E64, 4);
        // Make a mask for the upper elements
        as.VID(v0);
        as.VMSGT(v0, v0, 1);
        rec.v0Modified();
        as.VSRL(modified_iota, iota, 1);
        as.VAND(modified_iota, modified_iota, 1);
        // Upper elements can pick element 2 or 3
        as.VOR(modified_iota, modified_iota, 0b10, VecMask::Yes);
        as.VRGATHER(result, data, modified_iota);
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VPERM2I128) {
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u64 imm = rec.getImmediate(&operands[3]);
    biscuit::Vec result = rec.scratchVec();
    bool zero_low = imm & 0b1000;
    bool zero_high = imm & 0b1000'0000;
    u8 low = imm & 0b11;
    u8 high = (imm >> 4) & 0b11;

    if (zero_low && zero_high) {
        rec.setVectorState(SEW::E64, 4);
        as.VXOR(result, result, result);
        rec.setVec(&operands[0], result);
        return;
    }

    if (zero_high) {
        rec.setVectorState(SEW::E64, 4);
        as.VXOR(result, result, result);
        rec.setVectorState(SEW::E64, 2);
        switch (low) {
        case 0b00: {
            as.VMV(result, src1);
            break;
        }
        case 0b01: {
            as.VSLIDEDOWN(result, src1, 2);
            break;
        }
        case 0b10: {
            as.VMV(result, src2);
            break;
        }
        case 0b11: {
            as.VSLIDEDOWN(result, src2, 2);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        rec.setVec(&operands[0], result);
        return;
    } else if (zero_low) {
        rec.setVectorState(SEW::E64, 4);
        switch (high) {
        case 0b00: {
            as.VSLIDEUP(result, src1, 2);
            break;
        }
        case 0b01: {
            as.VMV1R(result, src1);
            break;
        }
        case 0b10: {
            as.VSLIDEUP(result, src2, 2);
            break;
        }
        case 0b11: {
            as.VMV1R(result, src2);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        as.VMV(v0, 0b11);
        as.VXOR(result, result, result, VecMask::Yes);
        rec.v0Modified();
        rec.setVec(&operands[0], result);
        return;
    }

    if (low == 0b00 && high == 0b01) {
        rec.setVec(&operands[0], src1);
    } else if (low == 0b10 && high == 0b11) {
        rec.setVec(&operands[0], src2);
    } else if (high == 0b01) {
        as.VMV1R(result, src1);
        rec.setVectorState(SEW::E64, 2);
        switch (low) {
        case 0b01: {
            as.VSLIDEDOWN(result, src1, 2);
            break;
        }
        case 0b10: {
            as.VMV(result, src2);
            break;
        }
        case 0b11: {
            as.VSLIDEDOWN(result, src2, 2);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        rec.setVec(&operands[0], result);
    } else if (high == 0b11) {
        as.VMV1R(result, src2);
        rec.setVectorState(SEW::E64, 2);
        switch (low) {
        case 0b00: {
            as.VMV(result, src1);
            break;
        }
        case 0b01: {
            as.VSLIDEDOWN(result, src1, 2);
            break;
        }
        case 0b11: {
            as.VSLIDEDOWN(result, src2, 2);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        rec.setVec(&operands[0], result);
    } else {
        rec.setVectorState(SEW::E64, 4);
        switch (low) {
        case 0b00: {
            as.VMV1R(result, src1);
            break;
        }
        case 0b01: {
            as.VSLIDEDOWN(result, src1, 2);
            break;
        }
        case 0b10: {
            as.VMV1R(result, src2);
            break;
        }
        case 0b11: {
            as.VSLIDEDOWN(result, src2, 2);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        switch (high) {
        case 0b00: {
            as.VSLIDEUP(result, src1, 2);
            break;
        }
        case 0b10: {
            as.VSLIDEUP(result, src2, 2);
            break;
        }
        default: {
            UNREACHABLE();
        }
        }
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VPERM2F128) {
    fast_VPERM2I128(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPCMPISTRI) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ImplicitIndex);
}

FAST_HANDLE(VPCMPESTRI) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ExplicitIndex);
}

FAST_HANDLE(VPCMPISTRM) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ImplicitMask);
}

FAST_HANDLE(VPCMPESTRM) {
    PCMPXSTRX(rec, rip, as, instruction, operands, pcmpxstrx::ExplicitMask);
}

FAST_HANDLE(VCVTPH2PS) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E16, 8, LMUL::MF2);
    as.VFWCVT_F_F(result, src);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCVTPS2PH) {
    biscuit::GPR new_rounding = rec.scratch();
    biscuit::GPR old_rounding = rec.scratch();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    u8 imm = rec.getImmediate(&operands[2]);
    rec.setVectorState(SEW::E16, 8, LMUL::MF2);
    if (!(imm & 0b100)) {
        RMode rmode = rounding_mode(x86RoundingMode(imm & 0b11));
        as.LI(new_rounding, (int)rmode);
        as.FSRM(old_rounding, new_rounding);
    }
    as.VFNCVT_F_F(result, src);
    rec.setVec(&operands[0], result);
    if (!(imm & 0b100)) {
        as.FSRM(old_rounding);
    }
}

void VRSQRT(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec onevec = rec.scratchVec();
    biscuit::Vec sqrt = rec.scratchVec();
    int element_count = elements == 1 ? 1 : elements / (is_xmms ? 2 : 1);

    // In 1 element operations like vaddss or vsqrtss, bits 127:32/127:64 are src1 bits
    if (element_count == 1 && dst != src1) {
        ASSERT(is_xmms); // aka dst == scratchVec
        as.VMV1R(dst, src1);
    }

    biscuit::Vec src2 = instruction.operand_count == 3 ? rec.getVec(&operands[2]) : src1;
    rec.setVectorState(sew, element_count);
    biscuit::GPR ones = rec.scratch();
    as.LI(ones, 0x3F800000);
    as.VMV(onevec, ones);
    as.VFSQRT(sqrt, src2);
    as.VFDIV(dst, onevec, sqrt);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VRSQRTSS) {
    VRSQRT(rec, as, instruction, operands, SEW::E32, 1);
}

FAST_HANDLE(VRSQRTPS) {
    VRSQRT(rec, as, instruction, operands, SEW::E32, 8);
}

void VPABS(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec neg = rec.scratchVec();

    rec.setVectorState(sew, elements);
    as.VNEG(neg, src);
    as.VMAX(dst, src, neg);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPABSB) {
    VPABS(rec, as, instruction, operands, SEW::E8, 32);
}

FAST_HANDLE(VPABSW) {
    VPABS(rec, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPABSD) {
    VPABS(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPSHUFB) {
    biscuit::GPR temp = rec.scratch();
    biscuit::GPR bitmask = rec.scratch();
    biscuit::Vec iota_dup = rec.scratchVec();
    biscuit::Vec iota_add = rec.scratchVec();
    biscuit::Vec dst = rec.scratchVec(); // TODO: can be non-scratch when dst != src and ymms
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec iota = rec.getVec(&operands[2]);

    // Doing it this way saves needing to mask or change vsetivli too many times
    rec.setVectorState(SEW::E8, 32);
    as.LI(temp, 0b10000);
    as.LI(bitmask, 0b10001111);
    as.VMV1R(iota_add, iota);
    // Keep 0...3 for regular shifting and bit 7 which indicates resulting element goes to 0, maps well with vrgather this way
    as.VAND(iota_add, iota_add, bitmask);
    as.VOR(iota_add, iota_add, temp);
    as.VMV1R(iota_dup, iota);
    as.VAND(iota_dup, iota_dup, bitmask);
    as.VSLIDEUP(iota_dup, iota_add, 16);
    as.VRGATHER(dst, src, iota_dup);

    rec.setVec(&operands[0], dst);

    ASSERT_MSG(Extensions::VLEN < 2048, "Woah... How did you get a 2048-bit VLEN device? Our PSHUFB implementation would break");
}

FAST_HANDLE(VPSHUFLW) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec iota = rec.scratchVec();
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::GPR mask = rec.scratch();
    rec.setVectorState(SEW::E64, 4);
    as.LI(mask, 0b1111'0000'1111);
    as.VMV(v0, mask);
    rec.v0Modified();

    u64 el0 = imm & 0b11;
    u64 el1 = (imm >> 2) & 0b11;
    u64 el2 = (imm >> 4) & 0b11;
    u64 el3 = (imm >> 6) & 0b11;
    u64 low = el0 | el1 << 16 | el2 << 32 | el3 << 48;
    rec.vsplat(temp, low);
    as.VMV1R(iota, temp);

    rec.setVectorState(SEW::E16, 16);
    as.VOR(temp, temp, 8);
    as.VSLIDEUP(iota, temp, 8);
    as.VMV1R(result, src);
    as.VRGATHER(result, src, iota, VecMask::Yes);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VPSHUFHW) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec iota = rec.scratchVec();
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::GPR mask = rec.scratch();
    rec.setVectorState(SEW::E64, 4);
    as.LI(mask, 0b1111'0000'1111'0000);
    as.VMV(v0, mask);
    rec.v0Modified();

    u64 el0 = imm & 0b11;
    u64 el1 = (imm >> 2) & 0b11;
    u64 el2 = (imm >> 4) & 0b11;
    u64 el3 = (imm >> 6) & 0b11;
    u64 low = el0 | el1 << 16 | el2 << 32 | el3 << 48;
    rec.vsplat(temp, low);
    as.VMV1R(iota, temp);

    rec.setVectorState(SEW::E16, 16);
    as.VOR(temp, temp, 12);
    as.VOR(iota, iota, 4);
    as.VSLIDEUP(iota, temp, 8);
    as.VMV1R(result, src);
    as.VRGATHER(result, src, iota, VecMask::Yes);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VPACKUSWB) {
    biscuit::GPR iota = rec.scratch();
    as.LI(iota, 0 | (2 << 16) | (1ull << 32) | (3ull << 48));
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec iota_vec = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    as.VMV1R(temp, src1); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 512) {
        rec.setVectorState(SEW::E64, 8);
        as.VSLIDEUP(temp, src2, 4);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src2);
    }
    biscuit::GPR scratch = rec.scratch();
    as.VSETVLI(scratch, x0, SEW::E16, Extensions::VLEN == 256 ? LMUL::M2 : LMUL::M1);
    as.VMAX(temp, temp, x0);
    as.VSETVLI(scratch, x0, SEW::E8); // TODO: mode in setVectorState that accepts 0 and does this
    as.VNCLIPU(result, temp, 0);
    rec.resetVectorState();
    rec.setVectorState(SEW::E64, 4);
    as.VMV_SX(iota_vec, iota);
    as.VRGATHEREI16(dst, result, iota_vec);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPACKUSDW) {
    biscuit::GPR iota = rec.scratch();
    as.LI(iota, 0 | (2 << 16) | (1ull << 32) | (3ull << 48));
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec iota_vec = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    as.VMV1R(temp, src1); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 512) {
        rec.setVectorState(SEW::E64, 8);
        as.VSLIDEUP(temp, src2, 4);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src2);
    }
    rec.setVectorState(SEW::E32, 16, Extensions::VLEN == 256 ? LMUL::M2 : LMUL::M1);
    as.VMAX(temp, temp, x0);
    rec.setVectorState(SEW::E16, 16);
    as.VNCLIPU(result, temp, 0);
    rec.setVectorState(SEW::E64, 4);
    as.VMV_SX(iota_vec, iota);
    as.VRGATHEREI16(dst, result, iota_vec);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPACKSSWB) {
    biscuit::GPR iota = rec.scratch();
    as.LI(iota, 0 | (2 << 16) | (1ull << 32) | (3ull << 48));
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec iota_vec = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    as.VMV1R(temp, src1); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 512) {
        rec.setVectorState(SEW::E64, 8);
        as.VSLIDEUP(temp, src2, 4);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src2);
    }
    biscuit::GPR scratch = rec.scratch();
    as.VSETVLI(scratch, x0, SEW::E8); // TODO: mode in setVectorState that accepts 0 and does this
    as.VNCLIP(result, temp, 0);
    rec.resetVectorState();
    rec.setVectorState(SEW::E64, 4);
    as.VMV_SX(iota_vec, iota);
    as.VRGATHEREI16(dst, result, iota_vec);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPACKSSDW) {
    biscuit::GPR iota = rec.scratch();
    as.LI(iota, 0 | (2 << 16) | (1ull << 32) | (3ull << 48));
    biscuit::Vec temp = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec iota_vec = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    as.VMV1R(temp, src1); // TODO: can be optimized away by sliding in dst if dst == src and signal rewrite
    if (Extensions::VLEN >= 512) {
        rec.setVectorState(SEW::E64, 8);
        as.VSLIDEUP(temp, src2, 4);
    } else {
        as.VMV1R(biscuit::Vec(temp.Index() + 1), src2);
    }
    rec.setVectorState(SEW::E16, 16);
    as.VNCLIP(result, temp, 0);
    rec.setVectorState(SEW::E64, 4);
    as.VMV_SX(iota_vec, iota);
    as.VRGATHEREI16(dst, result, iota_vec);
    rec.setVec(&operands[0], dst);
}

void VPCMPEQ(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec zero = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(sew, vlen);
    as.VMV(zero, 0);
    as.VMSEQ(v0, src1, src2);
    as.VMERGE(dst, zero, -1ll);
    rec.v0Modified();
    rec.setVec(&operands[0], dst);
}

void VPCMPGT(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    biscuit::Vec zero = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(sew, vlen);
    as.VMV(zero, 0);
    as.VMSLT(v0, src2, src1);
    as.VMERGE(dst, zero, -1ll);
    rec.v0Modified();
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPCMPEQB) {
    VPCMPEQ(rec, rip, as, instruction, operands, SEW::E8, 32);
}

FAST_HANDLE(VPCMPEQW) {
    VPCMPEQ(rec, rip, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPCMPEQD) {
    VPCMPEQ(rec, rip, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPCMPEQQ) {
    VPCMPEQ(rec, rip, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VPCMPGTB) {
    VPCMPGT(rec, rip, as, instruction, operands, SEW::E8, 32);
}

FAST_HANDLE(VPCMPGTW) {
    VPCMPGT(rec, rip, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPCMPGTD) {
    VPCMPGT(rec, rip, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPCMPGTQ) {
    VPCMPGT(rec, rip, as, instruction, operands, SEW::E64, 4);
}

void VANDN(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(sew, elements);
    if (Extensions::Zvbb) {
        as.VANDN(dst, src2, src1);
    } else {
        biscuit::Vec temp = rec.scratchVec();
        as.VNOT(temp, src1);
        as.VAND(dst, src2, temp);
    }
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VANDNPS) {
    VANDN(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VANDNPD) {
    VANDN(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VPANDN) {
    VANDN(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VORPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VOR, SEW::E32, 8);
}

FAST_HANDLE(VORPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VOR, SEW::E64, 4);
}

FAST_HANDLE(VPOR) {
    fast_VORPD(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VXORPS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VXOR, SEW::E32, 8);
}

FAST_HANDLE(VXORPD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VXOR, SEW::E64, 4);
}

FAST_HANDLE(VPXOR) {
    fast_VXORPD(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPADDB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VADD, SEW::E8, 32);
}

FAST_HANDLE(VPADDW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VADD, SEW::E16, 16);
}

FAST_HANDLE(VPADDD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VADD, SEW::E32, 8);
}

FAST_HANDLE(VPADDQ) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VADD, SEW::E64, 4);
}

FAST_HANDLE(VPSUBB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSUB, SEW::E8, 32);
}

FAST_HANDLE(VPSUBW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSUB, SEW::E16, 16);
}

FAST_HANDLE(VPSUBD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSUB, SEW::E32, 8);
}

FAST_HANDLE(VPSUBQ) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSUB, SEW::E64, 4);
}

FAST_HANDLE(VPSUBSB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSSUB, SEW::E8, 32);
}

FAST_HANDLE(VPSUBSW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSSUB, SEW::E16, 16);
}

FAST_HANDLE(VPSUBUSB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSSUBU, SEW::E8, 32);
}

FAST_HANDLE(VPSUBUSW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSSUBU, SEW::E16, 16);
}

FAST_HANDLE(VPADDSB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSADD, SEW::E8, 32);
}

FAST_HANDLE(VPADDSW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSADD, SEW::E16, 16);
}

FAST_HANDLE(VPADDUSB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSADDU, SEW::E8, 32);
}

FAST_HANDLE(VPADDUSW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VSADDU, SEW::E16, 16);
}

FAST_HANDLE(VPAVGB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VAADDU, SEW::E8, 32);
}

FAST_HANDLE(VPAVGW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VAADDU, SEW::E16, 16);
}

FAST_HANDLE(VPMAXUB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMAXU, SEW::E8, 32);
}

FAST_HANDLE(VPMAXUW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMAXU, SEW::E16, 16);
}

FAST_HANDLE(VPMAXUD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMAXU, SEW::E32, 8);
}

FAST_HANDLE(VPMAXSB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMAX, SEW::E8, 32);
}

FAST_HANDLE(VPMAXSW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMAX, SEW::E16, 16);
}

FAST_HANDLE(VPMAXSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMAX, SEW::E32, 8);
}

FAST_HANDLE(VPMINUB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMINU, SEW::E8, 32);
}

FAST_HANDLE(VPMINUW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMINU, SEW::E16, 16);
}

FAST_HANDLE(VPMINUD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMINU, SEW::E32, 8);
}

FAST_HANDLE(VPMINSB) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMIN, SEW::E8, 32);
}

FAST_HANDLE(VPMINSW) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMIN, SEW::E16, 16);
}

FAST_HANDLE(VPMINSD) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VMIN, SEW::E32, 8);
}

FAST_HANDLE(VHSUBPS) {
    biscuit::Vec final = rec.scratchVec();
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec iota_vec = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec src1_slide = rec.scratchVec();
    biscuit::Vec src2_slide = rec.scratchVec();
    rec.setVectorState(SEW::E32, 8);
    as.VSLIDEDOWN(src1_slide, src1, 1);
    as.VSLIDEDOWN(src2_slide, src2, 1);
    as.VFSUB(result1, src1, src1_slide);
    as.VFSUB(result2, src2, src2_slide);

    // TODO: Literal pool
    Label after;
    struct Iota {
        u32 data[8];
    };
    Iota data;
    data.data[0] = 0;
    data.data[1] = 2;
    data.data[2] = 0;
    data.data[3] = 2;
    data.data[4] = 4;
    data.data[5] = 6;
    data.data[6] = 4;
    data.data[7] = 6;
    Literal<Iota> iota(data);
    as.J(&after);
    as.Place(&iota);
    as.Bind(&after);

    biscuit::GPR address = rec.scratch();
    as.LILiteral(address, &iota);
    as.VLE32(iota_vec, address);
    as.VRGATHER(src1_slide, result1, iota_vec);
    as.VRGATHER(src2_slide, result2, iota_vec);
    rec.vsplat(v0, 0b11001100);
    rec.v0Modified();
    as.VMERGE(final, src1_slide, src2_slide);

    rec.setVec(&operands[0], final);
}

FAST_HANDLE(VHSUBPD) {
    biscuit::Vec final = rec.scratchVec();
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec src1_slide = rec.scratchVec();
    biscuit::Vec src2_slide = rec.scratchVec();
    rec.setVectorState(SEW::E64, 4);
    as.VSLIDEDOWN(src1_slide, src1, 1);
    as.VSLIDEUP(src2_slide, src2, 1);
    as.VFSUB(result1, src1, src1_slide);
    as.VFSUB(result2, src2_slide, src2);
    as.VMV(v0, 0b1010);
    rec.v0Modified();
    as.VMERGE(final, result1, result2);
    rec.setVec(&operands[0], final);
}

FAST_HANDLE(VHADDPS) {
    biscuit::Vec final = rec.scratchVec();
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec iota_vec = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec src1_slide = rec.scratchVec();
    biscuit::Vec src2_slide = rec.scratchVec();
    rec.setVectorState(SEW::E32, 8);
    as.VSLIDEDOWN(src1_slide, src1, 1);
    as.VSLIDEDOWN(src2_slide, src2, 1);
    as.VFADD(result1, src1, src1_slide);
    as.VFADD(result2, src2, src2_slide);

    // TODO: Literal pool
    Label after;
    struct Iota {
        u32 data[8];
    };
    Iota data;
    data.data[0] = 0;
    data.data[1] = 2;
    data.data[2] = 0;
    data.data[3] = 2;
    data.data[4] = 4;
    data.data[5] = 6;
    data.data[6] = 4;
    data.data[7] = 6;
    Literal<Iota> iota(data);
    as.J(&after);
    as.Place(&iota);
    as.Bind(&after);

    biscuit::GPR address = rec.scratch();
    as.LILiteral(address, &iota);
    as.VLE32(iota_vec, address);
    as.VRGATHER(src1_slide, result1, iota_vec);
    as.VRGATHER(src2_slide, result2, iota_vec);
    rec.vsplat(v0, 0b11001100);
    rec.v0Modified();
    as.VMERGE(final, src1_slide, src2_slide);

    rec.setVec(&operands[0], final);
}

FAST_HANDLE(VHADDPD) {
    biscuit::Vec final = rec.scratchVec();
    biscuit::Vec result1 = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec src1_slide = rec.scratchVec();
    biscuit::Vec src2_slide = rec.scratchVec();
    rec.setVectorState(SEW::E64, 4);
    as.VSLIDEDOWN(src1_slide, src1, 1);
    as.VSLIDEUP(src2_slide, src2, 1);
    as.VFADD(result1, src1, src1_slide);
    as.VFADD(result2, src2, src2_slide);
    as.VMV(v0, 0b1010);
    rec.v0Modified();
    as.VMERGE(final, result1, result2);
    rec.setVec(&operands[0], final);
}

void VROUND(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, u8 vlen) {
    u8 imm;
    biscuit::GPR old_rounding = rec.scratch();
    biscuit::GPR new_rounding = rec.scratch();
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src;
    if (vlen == 1) {
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        src = rec.getVec(&operands[2]);
        imm = rec.getImmediate(&operands[3]);
        as.VMV1R(result, src1);
    } else {
        src = rec.getVec(&operands[1]);
        imm = rec.getImmediate(&operands[2]);
    }

    bool dyn_round = imm & 0b100;
    if (!(imm & 0b1000)) {
        WARN("Ignore precision bit not set for roundsd/roundss");
    }

    rec.setVectorState(sew, vlen);
    RMode rmode = rounding_mode(x86RoundingMode(imm & 0b11));
    as.LI(new_rounding, (int)rmode);
    if (!dyn_round) {
        as.FSRM(old_rounding, new_rounding);
    }

    as.VFCVT_X_F(temp, src);
    as.VFCVT_F_X(result, temp);

    // There's sign differences when rounding towards zero. For example, round(-0.5) becomes -0.0 in x86, 0.0 in RISC-V
    // So we restore the sign bit after rounding
    as.VFSGNJ(result, result, src);

    rec.setVec(&operands[0], result);
    if (!dyn_round) {
        as.FSRM(old_rounding);
    }
}

FAST_HANDLE(VROUNDSS) {
    VROUND(rec, rip, as, instruction, operands, SEW::E32, 1);
}

FAST_HANDLE(VROUNDSD) {
    VROUND(rec, rip, as, instruction, operands, SEW::E64, 1);
}

FAST_HANDLE(VROUNDPS) {
    VROUND(rec, rip, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VROUNDPD) {
    VROUND(rec, rip, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VINSERTPS) {
    u8 immediate = rec.getImmediate(&operands[3]);
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec src_shifted = rec.scratchVec();

    u8 count_s = 0;
    u8 count_d = (immediate >> 4) & 0b11;
    u8 zmask = immediate & 0b1111;
    if (operands[2].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        count_s = (immediate >> 6) & 0b11;
    }

    u8 mask = (1 << count_d) & 0b1111;

    // Need to shift src down by count_s, then shift it up by count_d to insert it there
    int count = count_s - count_d;

    rec.setVectorState(SEW::E32, 4);
    as.VMV1R(dst, src1);
    if (count < 0) {
        as.VSLIDEUP(src_shifted, src2, -count);
    } else if (count > 0) {
        as.VSLIDEDOWN(src_shifted, src2, count);
    } else {
        src_shifted = src2;
    }

    as.VMV(v0, mask);
    as.VMERGE(dst, dst, src_shifted);

    if (zmask) {
        as.VMV(v0, zmask);
        as.VXOR(dst, dst, dst, VecMask::Yes);
    }

    rec.v0Modified();
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VCVTDQ2PD) {
    biscuit::Vec result = rec.scratchVecM2();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFWCVT_F_X(result, src);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCVTPD2DQ) {
    biscuit::Vec result = rec.scratchVecM2();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFNCVT_X_F(result, src);

    bool is_xmms = !instruction.raw.vex.L;
    if (is_xmms) {
        rec.setVectorState(SEW::E64, 4);
        biscuit::Vec dst = rec.getVec(&operands[0]);
        rec.vsplat(v0, 0b1110);
        as.VAND(result, result, 0, VecMask::Yes);
        rec.v0Modified();
        as.VMV1R(dst, result); // saves having to use the mask to zero upper bits
        rec.setVec(&operands[0], dst);
    } else {
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VCVTTPD2DQ) {
    biscuit::Vec result = rec.scratchVecM2();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFNCVT_RTZ_X_F(result, src);

    bool is_xmms = !instruction.raw.vex.L;
    if (is_xmms) {
        rec.setVectorState(SEW::E64, 4);
        biscuit::Vec dst = rec.getVec(&operands[0]);
        rec.vsplat(v0, 0b1110);
        as.VAND(result, result, 0, VecMask::Yes);
        rec.v0Modified();
        as.VMV1R(dst, result); // saves having to use the mask to zero upper bits
        rec.setVec(&operands[0], dst);
    } else {
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VCVTPD2PS) {
    biscuit::Vec result = rec.scratchVecM2();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFNCVT_F_F(result, src);

    bool is_xmms = !instruction.raw.vex.L;
    if (is_xmms) {
        rec.setVectorState(SEW::E64, 4);
        biscuit::Vec dst = rec.getVec(&operands[0]);
        rec.vsplat(v0, 0b1110);
        as.VAND(result, result, 0, VecMask::Yes);
        rec.v0Modified();
        as.VMV1R(dst, result); // saves having to use the mask to zero upper bits
        rec.setVec(&operands[0], dst);
    } else {
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VCVTPS2PD) {
    biscuit::Vec result = rec.scratchVecM2();
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 4, LMUL::MF2);
    as.VFWCVT_F_F(result, src);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCVTDQ2PS) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFCVT_F_X, SEW::E32, 8);
}

FAST_HANDLE(VCVTPS2DQ) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFCVT_X_F, SEW::E32, 8);
}

FAST_HANDLE(VCVTTPS2DQ) {
    AVX_Operation(rec, as, instruction, operands, (FuncPtr2)&Assembler::VFCVT_RTZ_X_F, SEW::E32, 8);
}

FAST_HANDLE(VCVTSD2SI) {
    fast_CVTSD2SI(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VCVTTSD2SI) {
    fast_CVTTSD2SI(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VCVTSS2SI) {
    fast_CVTSS2SI(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VCVTTSS2SI) {
    fast_CVTTSS2SI(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VCVTSI2SS) {
    x86_size_e gpr_size = rec.getSize(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::GPR src2 = rec.getGPR(&operands[2]);
    biscuit::FPR temp = rec.scratchFPR();

    as.VMV1R(result, src1);
    if (gpr_size == X86_SIZE_DWORD) {
        as.FCVT_S_W(temp, src2);
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_SF(result, temp);
    } else if (gpr_size == X86_SIZE_QWORD) {
        as.FCVT_S_L(temp, src2);
        rec.setVectorState(SEW::E32, 1);
        as.VFMV_SF(result, temp);
    } else {
        UNREACHABLE();
    }

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCVTSI2SD) {
    x86_size_e gpr_size = rec.getSize(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::GPR src2 = rec.getGPR(&operands[2]);
    biscuit::FPR temp = rec.scratchFPR();

    as.VMV1R(result, src1);
    if (gpr_size == X86_SIZE_DWORD) {
        as.FCVT_D_W(temp, src2);
        rec.setVectorState(SEW::E64, 1);
        as.VFMV_SF(result, temp);
    } else if (gpr_size == X86_SIZE_QWORD) {
        as.FCVT_D_L(temp, src2);
        rec.setVectorState(SEW::E64, 1);
        as.VFMV_SF(result, temp);
    } else {
        UNREACHABLE();
    }

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCVTSS2SD) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E32, 1, LMUL::MF2);
    as.VMV1R(result, src1);
    as.VFWCVT_F_F(result, src2);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCVTSD2SS) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E32, 1, LMUL::MF2);
    as.VMV1R(result, src1);
    as.VFNCVT_F_F(result, src2);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VMAXPS) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMAXPS");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMAX, SEW::E32, 8);
}

FAST_HANDLE(VMINPS) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMINPS");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMIN, SEW::E32, 8);
}

FAST_HANDLE(VMAXPD) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMAXPD");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMAX, SEW::E64, 4);
}

FAST_HANDLE(VMINPD) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMINPD");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMIN, SEW::E64, 4);
}

FAST_HANDLE(VMAXSS) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMAXSS");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMAX, SEW::E32, 1);
}

FAST_HANDLE(VMINSS) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMINSS");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMIN, SEW::E32, 1);
}

FAST_HANDLE(VMAXSD) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMAXSD");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMAX, SEW::E64, 1);
}

FAST_HANDLE(VMINSD) {
    if (!g_config.inaccurate_minmax) {
        WARN_ONCE("Accurate minmax not implemented for VMINSD");
    }

    AVX_Operation(rec, as, instruction, operands, (FuncPtr3)&Assembler::VFMIN, SEW::E64, 1);
}

FAST_HANDLE(VLDMXCSR) {
    fast_LDMXCSR(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VSTMXCSR) {
    fast_STMXCSR(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPSADBW) {
    bool is_avx = instruction.raw.vex.L;
    int base = is_avx ? X86_REF_YMM0 : X86_REF_XMM0;
    rec.writebackState();
    if (operands[2].type == ZYDIS_OPERAND_TYPE_REGISTER) {
        as.ADDI(a2, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[2].reg.value) - base));
        ASSERT(rec.zydisToRef(operands[2].reg.value) >= base && rec.zydisToRef(operands[2].reg.value) <= base + 15);
    } else {
        biscuit::GPR address = rec.lea(&operands[2]);
        as.MV(a2, address);
    }
    as.ADDI(a1, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[1].reg.value) - base));
    as.ADDI(a0, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[0].reg.value) - base));
    ASSERT(rec.zydisToRef(operands[0].reg.value) >= base && rec.zydisToRef(operands[0].reg.value) <= base + 15);
    ASSERT(rec.zydisToRef(operands[1].reg.value) >= base && rec.zydisToRef(operands[1].reg.value) <= base + 15);
    if (is_avx) {
        rec.callPointer(offsetof(ThreadState, felix86_vpsadbw256));
    } else {
        rec.callPointer(offsetof(ThreadState, felix86_vpsadbw));
    }
    rec.restoreState();
}

FAST_HANDLE(VMOVDDUP) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec iota = rec.scratchVec();

    rec.setVectorState(SEW::E64, 4);
    as.VID(iota);
    as.VAND(iota, iota, 0b10); // By masking like this we create the iota {2, 2, 0, 0}
    as.VRGATHER(result, src, iota);

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VINSERTF128) {
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u8 immediate = rec.getImmediate(&operands[3]);

    as.VMV1R(result, src1);
    if ((immediate & 1) == 1) {
        rec.setVectorState(SEW::E64, 4);
        as.VSLIDEUP(result, src2, 2);
    } else {
        rec.setVectorState(SEW::E64, 2);
        as.VMV(result, src2);
    }

    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VINSERTI128) {
    fast_VINSERTF128(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VDPPS) {
    biscuit::GPR splat = rec.scratch();
    biscuit::Vec mul = rec.scratchVec();
    biscuit::Vec sum = rec.scratchVec();
    biscuit::Vec result2 = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u8 immediate = rec.getImmediate(&operands[3]);

    u8 mmask = immediate >> 4;
    u8 zmask = ~immediate & 0b1111;

    rec.setVectorState(SEW::E32, 4);
    as.VMV(v0, mmask);
    as.VMV(mul, 0);
    as.VMV(sum, 0);
    as.VFMUL(mul, src1, src2, VecMask::Yes);
    as.VFREDUSUM(sum, mul, sum);
    as.VMV_XS(splat, sum);
    as.VMV(result, splat);

    if (zmask != 0) {
        as.VMV(v0, zmask);
        as.VXOR(result, result, result, VecMask::Yes);
    } else {
        // Using all elements
    }

    if (operands[0].size == 256) {
        rec.setVectorState(SEW::E32, 8);
        rec.vsplat(v0, mmask << 4);
        as.VMV(mul, 0);
        as.VMV(sum, 0);
        as.VFMUL(mul, src1, src2, VecMask::Yes);
        as.VFREDUSUM(sum, mul, sum);
        as.VMV_XS(splat, sum);
        as.VMV(result2, splat);

        if (zmask != 0) {
            as.VMV(v0, zmask);
            as.VXOR(result2, result2, result2, VecMask::Yes);
        } else {
            // Using all elements
        }

        as.VSLIDEUP(result, result2, 4);
    }

    rec.v0Modified();
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VEXTRACTF128) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    u8 imm = rec.getImmediate(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    if (imm & 1) {
        as.VSLIDEDOWN(temp, src, 2);
    } else {
        as.VMV1R(temp, src);
    }

    rec.setVec(&operands[0], temp);
}

FAST_HANDLE(VEXTRACTI128) {
    fast_VEXTRACTF128(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VEXTRACTPS) {
    biscuit::Vec temp = rec.scratchVec();
    biscuit::GPR result = rec.scratch();
    biscuit::Vec src = rec.getVec(&operands[1]);
    u8 imm = rec.getImmediate(&operands[2]) & 0b11;

    rec.setVectorState(SEW::E32, 8);
    as.VSLIDEDOWN(temp, src, imm);
    as.VMV_XS(result, temp);

    rec.setGPR(&operands[0], result);
}

FAST_HANDLE(VPMOVZXBQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E64, 4);
    as.VZEXTVF8(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVZXBD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E32, 8);
    as.VZEXTVF4(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVZXBW) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E16, 16);
    as.VZEXTVF2(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVZXWD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E32, 8);
    as.VZEXTVF2(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVZXWQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E64, 4);
    as.VZEXTVF4(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVZXDQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E64, 4);
    as.VZEXTVF2(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVSXBQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E64, 4);
    as.VSEXTVF8(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVSXBD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E32, 8);
    as.VSEXTVF4(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVSXBW) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E16, 16);
    as.VSEXTVF2(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVSXWD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E32, 8);
    as.VSEXTVF2(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVSXWQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E64, 4);
    as.VSEXTVF4(dst, src);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPMOVSXDQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (dst == src) {
        dst = rec.scratchVec();
    }
    rec.setVectorState(SEW::E64, 4);
    as.VSEXTVF2(dst, src);
    rec.setVec(&operands[0], dst);
}

void VGATHER(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements,
             bool sign_extend_index) {
    ASSERT(operands[1].mem.base != ZYDIS_REGISTER_NONE);
    ASSERT(operands[1].mem.index != ZYDIS_REGISTER_NONE);
    ASSERT(operands[0].reg.value != operands[1].mem.index);
    ASSERT(operands[0].reg.value != operands[2].reg.value);
    ASSERT(operands[1].mem.index != operands[2].reg.value);
    u8 scale = operands[1].mem.scale;
    ASSERT(scale == 1 || scale == 2 || scale == 4 || scale == 8);
    biscuit::GPR address = rec.scratch();
    biscuit::Vec shifted_index = rec.scratchVecM2();
    biscuit::Vec sexted_index = rec.scratchVecM2();
    biscuit::Vec result = rec.scratchVecM2();
    biscuit::GPR base = rec.getGPR(rec.zydisToRef(operands[1].mem.base), rec.zydisToSize(operands[1].mem.base));
    biscuit::Vec index = rec.getVec(operands[1].mem.index);
    biscuit::Vec mask = rec.getVec(&operands[2]);
    u64 disp = operands[1].mem.disp.value;

    if (disp != 0) {
        rec.addi(address, base, disp);
    } else {
        address = base;
    }

    if (sign_extend_index) {
        // Because RVV indexed load/stores like VLUXEI32 will zero-extend the index elements before adding to address
        // we need to sign-extend them since AVX2 gather can do negative indexing
        rec.setVectorState(SEW::E64, 8, LMUL::M2);
        as.VSEXTVF2(sexted_index, index);
    } else {
        sexted_index = index;
    }
    if (scale != 1) {
        rec.setVectorState(SEW::E64, 8, sign_extend_index ? LMUL::M2 : LMUL::M1);
        as.VSLL(shifted_index, sexted_index, std::log2(scale));
    } else {
        shifted_index = sexted_index;
    }
    // Since both 128/256-bit VGATHERQPS versions use XMMs we use the L bit in VEX for detection
    bool is_128_version = instruction.raw.vex.L == 0;
    // Make sure to not load more than we need
    rec.setVectorState(sew, is_128_version ? elements / 2 : elements);
    as.VMSLT(v0, mask, x0);
    rec.v0Modified();
    as.VLUXEI64(result, address, shifted_index, VecMask::Yes);

    rec.setVectorState(sew, sew == SEW::E32 ? 8 : 4);
    as.VXOR(mask, mask, mask);

    biscuit::Vec dst = rec.getVec(&operands[0]);
    as.VMERGE(result, dst, result);

    if (is_128_version && sew == SEW::E32 && elements == 4) {
        // Special case for VGATHERQPS 128-bit version:
        // it zeroes from [256:64] instead of [128:64], so let's zero it at once instead of both
        // zeroing the second 64-bit element and the top 128-bit element
        rec.setVectorState(SEW::E64, 4);
        as.VMV(v0, 0b1110);
        as.VXOR(result, result, result, VecMask::Yes);
        as.VMV1R(dst, result);
        rec.v0Modified();
        rec.setVec(&operands[0], dst); // doesn't zero upper since operand==dst
    } else {
        rec.setVec(&operands[0], result);
    }
    rec.setVec(&operands[2], mask);
}

FAST_HANDLE(VGATHERDPS) {
    VGATHER(rec, as, instruction, operands, SEW::E32, 8, true);
}

FAST_HANDLE(VGATHERDPD) {
    VGATHER(rec, as, instruction, operands, SEW::E64, 4, true);
}

FAST_HANDLE(VGATHERQPS) {
    VGATHER(rec, as, instruction, operands, SEW::E32, 4, false);
}

FAST_HANDLE(VGATHERQPD) {
    VGATHER(rec, as, instruction, operands, SEW::E64, 4, false);
}

FAST_HANDLE(VPGATHERDD) {
    VGATHER(rec, as, instruction, operands, SEW::E32, 8, true);
}

FAST_HANDLE(VPGATHERDQ) {
    VGATHER(rec, as, instruction, operands, SEW::E64, 4, true);
}

FAST_HANDLE(VPGATHERQD) {
    VGATHER(rec, as, instruction, operands, SEW::E32, 4, false);
}

FAST_HANDLE(VPGATHERQQ) {
    VGATHER(rec, as, instruction, operands, SEW::E64, 4, false);
}

FAST_HANDLE(VPCLMULQDQ) {
    // TODO: port to Zvbc when available, also change in feature.cpp
    ASSERT(Extensions::Zbc);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::GPR X = rec.scratch();
    biscuit::GPR Y = rec.scratch();
    biscuit::GPR dst_low = rec.scratch();
    biscuit::GPR dst_high = rec.scratch();
    u8 imm = rec.getImmediate(&operands[3]);
    rec.setVectorState(SEW::E64, 4);
    if (imm & 1) {
        as.VSLIDEDOWN(temp, src1, 1);
        as.VMV_XS(X, temp);
    } else {
        as.VMV_XS(X, src1);
    }
    if (imm & 0b10000) {
        as.VSLIDEDOWN(temp, src2, 1);
        as.VMV_XS(Y, temp);
    } else {
        as.VMV_XS(Y, src2);
    }
    as.CLMUL(dst_low, X, Y);
    as.CLMULH(dst_high, X, Y);
    as.VMV_SX(temp, dst_high);
    as.VSLIDE1UP(temp2, temp, dst_low);

    if (instruction.raw.vex.L) {
        if (imm & 1) {
            as.VSLIDEDOWN(temp, src1, 3);
            as.VMV_XS(X, temp);
        } else {
            as.VSLIDEDOWN(temp, src1, 2);
            as.VMV_XS(X, temp);
        }
        if (imm & 0b10000) {
            as.VSLIDEDOWN(temp, src2, 3);
            as.VMV_XS(Y, temp);
        } else {
            as.VSLIDEDOWN(temp, src2, 2);
            as.VMV_XS(Y, temp);
        }
        as.CLMUL(dst_low, X, Y);
        as.CLMULH(dst_high, X, Y);
        as.VMV_SX(temp, dst_low);
        as.VSLIDEUP(temp2, temp, 2);
        as.VMV_SX(temp, dst_high);
        as.VSLIDEUP(temp2, temp, 3);
    }

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VDPPD) {
    biscuit::GPR splat = rec.scratch();
    biscuit::Vec mul = rec.scratchVec();
    biscuit::Vec sum = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u8 immediate = rec.getImmediate(&operands[3]);

    u8 mmask = immediate >> 4;
    u8 zmask = ~immediate & 0b11;

    rec.setVectorState(SEW::E64, 2);
    as.VMV(v0, mmask);
    as.VMV(mul, 0);
    as.VMV(sum, 0);
    as.VFMUL(mul, src1, src2, VecMask::Yes);
    as.VFREDUSUM(sum, mul, sum);
    as.VMV_XS(splat, sum);
    as.VMV(result, splat);

    if (zmask != 0) {
        as.VMV(v0, zmask);
        as.VXOR(result, result, result, VecMask::Yes);
    } else {
        // Using all elements
    }

    rec.v0Modified();
    rec.setVec(&operands[0], result);
}

void VCMP(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u8 imm = rec.getImmediate(&operands[3]);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec temp1 = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    rec.setVectorState(sew, elements);
    switch (imm & 0b11111) {
    case EQ_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case EQ_OQ: {
        as.VMFEQ(v0, src1, src2);
        break;
    }
    case LT_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case LT_OQ: {
        as.VMFLT(v0, src1, src2);
        break;
    }
    case LE_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case LE_OQ: {
        as.VMFLE(v0, src1, src2);
        break;
    }
    case UNORD_S: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case UNORD_Q: {
        // Set if either are NaN
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMOR(v0, temp1, temp2);
        break;
    }
    case NEQ_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case NEQ_UQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFNE(v0, src1, src2);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case NLT_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case NLT_UQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFLE(v0, src2, src1);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case NLE_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case NLE_UQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFLT(v0, src2, src1);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case ORD_S: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case ORD_Q: {
        // Set if neither are NaN
        as.VMFEQ(temp1, src1, src1);
        as.VMFEQ(temp2, src2, src2);
        as.VMAND(v0, temp1, temp2);
        break;
    }
    case EQ_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case EQ_UQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFEQ(v0, src1, src2);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case NGE_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case NGE_UQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFLT(v0, src1, src2);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case NGT_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case NGT_UQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFLE(v0, src1, src2);
        as.VMOR(v0, v0, temp1);
        as.VMOR(v0, v0, temp2);
        break;
    }
    case FALSE_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case FALSE_OQ: {
        as.VMV(v0, x0);
        break;
    }
    case NEQ_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case NEQ_OQ: {
        as.VMFNE(temp1, src1, src1);
        as.VMFNE(temp2, src2, src2);
        as.VMFNE(v0, src1, src2);
        as.VMANDNOT(v0, v0, temp1);
        as.VMANDNOT(v0, v0, temp2);
        break;
    }
    case GE_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case GE_OQ: {
        as.VMFLE(v0, src2, src1);
        break;
    }
    case GT_OS: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case GT_OQ: {
        as.VMFLT(v0, src2, src1);
        break;
    }
    case TRUE_US: {
        WARN("Signaling comparison at rip=%lx", rec.getCurrentMetadata().address);
        [[fallthrough]];
    }
    case TRUE_UQ: {
        as.VMV(v0, -1);
        break;
    }
    default: {
        UNREACHABLE();
        break;
    }
    }

    // Set to 1s where the mask is set
    if (elements == 1) {
        as.VMV1R(result, src1);
    }
    as.VMV(result, 0);
    as.VOR(result, result, -1, VecMask::Yes);

    rec.v0Modified();
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VCMPSS) {
    VCMP(rec, as, instruction, operands, SEW::E32, 1);
}

FAST_HANDLE(VCMPSD) {
    VCMP(rec, as, instruction, operands, SEW::E64, 1);
}

FAST_HANDLE(VCMPPS) {
    VCMP(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VCMPPD) {
    VCMP(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VCOMISD) {
    COMIS(rec, rip, as, instruction, operands, SEW::E64);
}

FAST_HANDLE(VUCOMISD) {
    COMIS(rec, rip, as, instruction, operands, SEW::E64);
}

FAST_HANDLE(VCOMISS) {
    COMIS(rec, rip, as, instruction, operands, SEW::E32);
}

FAST_HANDLE(VUCOMISS) {
    COMIS(rec, rip, as, instruction, operands, SEW::E32);
}

FAST_HANDLE(VPALIGNR) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec group_low = rec.scratchVec();
    biscuit::Vec group_high = rec.scratchVec();
    biscuit::Vec rlow = rec.scratchVec();
    biscuit::Vec rhigh = rec.scratchVec();
    ASSERT(group_low.Index() + 1 == group_high.Index());
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u8 imm = rec.getImmediate(&operands[3]);
    rec.setVectorState(SEW::E64, 4);

    if (imm >= 32) {
        as.VXOR(rlow, rlow, rlow);
        rec.setVec(&operands[0], rlow);
        return;
    }

    as.VXOR(rlow, rlow, rlow);
    as.VXOR(rhigh, rhigh, rhigh);
    as.VMV1R(group_low, src2);
    as.VSLIDEUP(group_low, src1, 2);

    if (!is_xmms) {
        rec.setVectorState(SEW::E64, 2);
        as.VMV1R(group_high, src1);
        as.VSLIDEDOWN(group_high, src2, 2);
    }

    if (imm > 16) {
        rec.setVectorState(SEW::E8, 32 - imm);
    } else {
        rec.setVectorState(SEW::E8, 16);
    }

    biscuit::GPR temp = rec.scratch();
    as.LI(temp, imm); // TODO: optimize
    as.VSLIDEDOWN(rlow, group_low, temp);
    as.VSLIDEDOWN(rhigh, group_high, temp);
    rec.setVectorState(SEW::E64, 4);
    as.VSLIDEUP(rlow, rhigh, 2);

    rec.setVec(&operands[0], rlow);
}

FAST_HANDLE(VPMOVMSKB) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec temp = rec.scratchVec();
    biscuit::GPR result = rec.scratch();
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E8, 32);
    as.VMSLT(temp, src, 0);

    rec.setVectorState(SEW::E64, 1);
    as.VMV_XS(result, temp);

    rec.zext(dst, result, is_xmms ? X86_SIZE_WORD : X86_SIZE_DWORD);
    rec.setGPR(operands[0].reg.value, X86_SIZE_QWORD, dst);
}

FAST_HANDLE(VPUNPCKLBW) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(temp3, 0b0101);
    as.VCOMPRESS(temp2, src1, temp3);
    as.VCOMPRESS(temp1, src2, temp3);
    rec.setVectorState(SEW::E8, 32);
    as.VWADDU(temp3, temp2, x0);
    as.VWADDU(temp2, temp1, x0);
    as.VSLIDE1UP(temp1, temp2, x0);
    as.VOR(temp2, temp1, temp3);

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VPUNPCKLWD) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(temp3, 0b0101);
    as.VCOMPRESS(temp2, src1, temp3);
    as.VCOMPRESS(temp1, src2, temp3);
    rec.setVectorState(SEW::E16, 16);
    as.VWADDU(temp3, temp2, x0);
    as.VWADDU(temp2, temp1, x0);
    as.VSLIDE1UP(temp1, temp2, x0);
    as.VOR(temp2, temp1, temp3);

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VPUNPCKLDQ) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(temp3, 0b0101);
    as.VCOMPRESS(temp2, src1, temp3);
    as.VCOMPRESS(temp1, src2, temp3);
    rec.setVectorState(SEW::E32, 8);
    as.VWADDU(temp3, temp2, x0);
    as.VWADDU(temp2, temp1, x0);
    as.VSLIDE1UP(temp1, temp2, x0);
    as.VOR(temp2, temp1, temp3);

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VPUNPCKLQDQ) {
    biscuit::Vec temp1 = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(v0, 0b0101);
    rec.v0Modified();
    as.VMV(temp1, src1);
    as.VSLIDE1UP(temp2, src2, x0);
    as.VMERGE(result, temp2, temp1);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VPUNPCKHBW) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(temp3, 0b1010);
    as.VCOMPRESS(temp2, src1, temp3);
    as.VCOMPRESS(temp1, src2, temp3);
    rec.setVectorState(SEW::E8, 32);
    as.VWADDU(temp3, temp2, x0);
    as.VWADDU(temp2, temp1, x0);
    as.VSLIDE1UP(temp1, temp2, x0);
    as.VOR(temp2, temp1, temp3);

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VPUNPCKHWD) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(temp3, 0b1010);
    as.VCOMPRESS(temp2, src1, temp3);
    as.VCOMPRESS(temp1, src2, temp3);
    rec.setVectorState(SEW::E16, 16);
    as.VWADDU(temp3, temp2, x0);
    as.VWADDU(temp2, temp1, x0);
    as.VSLIDE1UP(temp1, temp2, x0);
    as.VOR(temp2, temp1, temp3);

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VPUNPCKHDQ) {
    biscuit::Vec temp1 = rec.scratchVecM2();
    biscuit::Vec temp2 = rec.scratchVecM2();
    biscuit::Vec temp3 = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(temp3, 0b1010);
    as.VCOMPRESS(temp2, src1, temp3);
    as.VCOMPRESS(temp1, src2, temp3);
    rec.setVectorState(SEW::E32, 8);
    as.VWADDU(temp3, temp2, x0);
    as.VWADDU(temp2, temp1, x0);
    as.VSLIDE1UP(temp1, temp2, x0);
    as.VOR(temp2, temp1, temp3);

    rec.setVec(&operands[0], temp2);
}

FAST_HANDLE(VPUNPCKHQDQ) {
    biscuit::Vec temp1 = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(SEW::E64, 4);
    as.VMV(v0, 0b0101);
    rec.v0Modified();
    as.VMV(temp1, src2);
    as.VSLIDE1DOWN(temp2, src1, x0);
    as.VMERGE(result, temp1, temp2);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VMPSADBW) {
    if (instruction.raw.vex.L) {
        rec.writebackState();
        if (operands[2].type == ZYDIS_OPERAND_TYPE_REGISTER) {
            as.ADDI(a2, rec.threadStatePointer(),
                    offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[2].reg.value) - X86_REF_YMM0));
        } else {
            biscuit::GPR address = rec.lea(&operands[2]);
            as.MV(a2, address);
        }
        as.LI(a3, rec.getImmediate(&operands[3]));
        as.ADDI(a1, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[1].reg.value) - X86_REF_YMM0));
        as.ADDI(a0, rec.threadStatePointer(), offsetof(ThreadState, xmm) + sizeof(XmmReg) * (rec.zydisToRef(operands[0].reg.value) - X86_REF_YMM0));
        rec.callPointer(offsetof(ThreadState, felix86_vmpsadbw_256));
        rec.restoreState();
    } else {
        u8 imm = rec.getImmediate(&operands[3]);
        // TODO: move to literal pool eventually
        struct Iota {
            u8 data[32] = {0, 1, 2, 3, 4, 5, 6, 7, 1, 2, 3, 4, 5, 6, 7, 8, 2, 3, 4, 5, 6, 7, 8, 9, 3, 4, 5, 6, 7, 8, 9, 10};
        } iota_data;
        for (int i = 0; i < 32; i++) {
            iota_data.data[i] += !!(imm & 0b100) * 4;
        }
        Literal<Iota> iota_literal(iota_data);
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        biscuit::Vec iota1 = rec.scratchVec();
        biscuit::Vec iota2 = rec.scratchVec();
        biscuit::Vec temp1 = rec.scratchVec();
        biscuit::Vec temp2 = rec.scratchVec();
        biscuit::Vec result = rec.scratchVec();
        biscuit::GPR scratch = rec.scratch();
        biscuit::GPR address = rec.scratch();
        as.LI(scratch, 0x80);
        as.LILiteral(address, &iota_literal);
        rec.setVectorState(SEW::E8, 32);
        as.VMV(temp2, scratch);
        as.VIOTA(iota2, temp2);
        u8 offset = (imm & 0b11) * 4;
        if (offset != 0) {
            as.VADD(iota2, iota2, offset);
        }
        as.VLE8(iota1, address);
        rec.setVectorState(SEW::E8, 32);
        as.VRGATHER(temp1, src1, iota1);
        as.VRGATHER(temp2, src2, iota2);
        as.VMAXU(iota1, temp1, temp2);
        as.VMINU(iota2, temp1, temp2);
        as.VSUB(iota1, iota1, iota2);
        as.VSLIDEDOWN(iota2, iota1, 16);
        rec.setVectorState(SEW::E8, 16, LMUL::MF2);
        as.VWADDU(temp1, iota1, iota2);
        rec.setVectorState(SEW::E16, 8);
        as.VSLIDEDOWN(temp2, temp1, 8);
        as.VADD(result, temp1, temp2);
        rec.setVec(&operands[0], result);

        Label after;
        as.J(&after);
        as.Place(&iota_literal);
        as.Bind(&after);
    }
}

FAST_HANDLE(VSHUFPS) {
    struct Iota {
        u32 data[8];
    };

    u8 imm = rec.getImmediate(&operands[3]);

    Iota iota;
    for (int i = 0; i < 4; i++) {
        iota.data[i] = (imm >> (i * 2)) & 0b11;
        iota.data[4 + i] = ((imm >> (i * 2)) & 0b11) + 4; // pick from high elements
    }

    // TODO: move to literal pool eventually
    Literal<Iota> iota_literal(iota);
    Label after;
    as.J(&after);
    as.Place(&iota_literal);
    as.Bind(&after);

    biscuit::Vec iota_reg = rec.scratchVec();
    biscuit::GPR address = rec.scratch();

    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec shuffled_src1 = rec.scratchVec();
    biscuit::Vec shuffled_src2 = rec.scratchVec();

    rec.setVectorState(SEW::E32, 8);
    as.LILiteral(address, &iota_literal);
    as.VLE32(iota_reg, address);
    as.VRGATHER(shuffled_src1, src1, iota_reg);
    as.VRGATHER(shuffled_src2, src2, iota_reg);
    rec.vsplat(v0, 0b11001100);
    rec.v0Modified();
    as.VMERGE(dst, shuffled_src1, shuffled_src2);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VSHUFPD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec shuffled_src1 = rec.scratchVec();
    biscuit::Vec shuffled_src2 = rec.scratchVec();
    biscuit::Vec iota_reg = rec.scratchVec();

    u8 imm = rec.getImmediate(&operands[3]);
    u64 el0 = (imm >> 0) & 1;
    u64 el1 = (imm >> 1) & 1;
    u64 el2 = 2 + ((imm >> 2) & 1);
    u64 el3 = 2 + ((imm >> 3) & 1);
    u64 iota = el0 | el1 << 16 | el2 << 32 | el3 << 48;

    rec.setVectorState(SEW::E64, 4);
    rec.vsplat(iota_reg, iota);
    as.VRGATHEREI16(shuffled_src1, src1, iota_reg);
    as.VRGATHEREI16(shuffled_src2, src2, iota_reg);
    as.VMV(v0, 0b1010);
    rec.v0Modified();
    as.VMERGE(dst, shuffled_src1, shuffled_src2);

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPSHUFD) {
    struct Iota {
        u32 data[8];
    };

    u8 imm = rec.getImmediate(&operands[2]);

    Iota iota;
    for (int i = 0; i < 4; i++) {
        iota.data[i] = (imm >> (i * 2)) & 0b11;
        iota.data[4 + i] = ((imm >> (i * 2)) & 0b11) + 4; // pick from high elements
    }

    // TODO: move to literal pool eventually
    Literal<Iota> iota_literal(iota);
    Label after;
    as.J(&after);
    as.Place(&iota_literal);
    as.Bind(&after);

    biscuit::Vec dst = rec.scratchVec(); // TODO: can be non-scratch when dst != src and ymms
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec iota_reg = rec.scratchVec();
    biscuit::GPR address = rec.scratch();
    rec.setVectorState(SEW::E32, 8);
    as.LILiteral(address, &iota_literal);
    as.VLE32(iota_reg, address);
    as.VRGATHER(dst, src, iota_reg);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VMOVMSKPS) {
    biscuit::GPR mask = rec.scratch();
    biscuit::Vec mask_vec = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E32, 8);
    as.VMSLT(mask_vec, src, 0);
    as.VMV_XS(mask, mask_vec);
    as.ANDI(dst, mask, is_xmms ? 0b1111 : 0b1111'1111);

    rec.setGPR(operands[0].reg.value, X86_SIZE_QWORD, dst);
}

FAST_HANDLE(VMOVMSKPD) {
    biscuit::GPR mask = rec.scratch();
    biscuit::Vec mask_vec = rec.scratchVec();
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::GPR dst = rec.getGPR(&operands[0], X86_SIZE_QWORD);
    biscuit::Vec src = rec.getVec(&operands[1]);

    rec.setVectorState(SEW::E64, 4);
    as.VMSLT(mask_vec, src, 0);
    as.VMV_XS(mask, mask_vec);
    as.ANDI(dst, mask, is_xmms ? 0b11 : 0b1111);

    rec.setGPR(operands[0].reg.value, X86_SIZE_QWORD, dst);
}

FAST_HANDLE(VMOVHLPS) {
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    rec.setVectorState(SEW::E64, 1);
    as.VMV1R(result, src1);
    as.VSLIDEDOWN(result, src2, 1);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VMOVLHPS) {
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    rec.setVectorState(SEW::E64, 4);
    as.VMV1R(result, src1);
    as.VSLIDEUP(result, src2, 1);
    rec.setVec(&operands[0], result);
}

FAST_HANDLE(VMOVHPD) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::GPR address = rec.lea(&operands[0]);
        biscuit::Vec temp = rec.scratchVec();
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 1);
        as.VSLIDEDOWN(temp, src, 1);
        as.VSE64(temp, address);
    } else if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        biscuit::Vec result = rec.scratchVec();
        rec.setVectorState(SEW::E64, 4);
        as.VMV1R(result, src1);
        as.VSLIDEUP(result, src2, 1);
        rec.setVec(&operands[0], result);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(VMOVHPS) {
    fast_VMOVHPD(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VMOVLPD) {
    if (operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::GPR address = rec.lea(&operands[0]);
        biscuit::Vec src = rec.getVec(&operands[1]);
        rec.setVectorState(SEW::E64, 1);
        as.VSE64(src, address);
    } else if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::Vec src1 = rec.getVec(&operands[1]);
        biscuit::Vec src2 = rec.getVec(&operands[2]);
        biscuit::Vec result = rec.scratchVec();
        rec.setVectorState(SEW::E64, 1);
        as.VMV1R(result, src1);
        as.VMV(result, src2);
        rec.setVec(&operands[0], result);
    } else {
        UNREACHABLE();
    }
}

FAST_HANDLE(VMOVLPS) {
    fast_VMOVLPD(rec, rip, as, instruction, operands);
}

void VADDSUB(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec temp = rec.scratchVec();
    biscuit::Vec negated_src = rec.scratchVec();
    biscuit::Vec v0_storage = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);

    rec.setVectorState(sew, is_xmms ? elements / 2 : elements);

    if (is_xmms && rec.v0HasMask()) {
        // Save mask and restore it later
        as.VMMV(v0_storage, v0);
    }

    // Construct mask. One more instruction compared to LI+VMV_SX but doesn't need GPR->Vec cross
    as.VID(temp);
    as.VAND(temp, temp, 1); // mask even/odd bit
    as.VMSEQ(v0, temp, 0);

    // For elements in mask (even elements), set sign bit
    as.VMV(negated_src, src2);
    as.VFNEG(negated_src, negated_src, VecMask::Yes);
    as.VFADD(dst, src1, negated_src);

    if (is_xmms && rec.v0HasMask()) {
        as.VMMV(v0, v0_storage);
    } else {
        rec.v0Modified();
    }

    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VADDSUBPS) {
    VADDSUB(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VADDSUBPD) {
    VADDSUB(rec, as, instruction, operands, SEW::E64, 4);
}

void VBLEND(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    u8 imm = rec.getImmediate(&operands[3]);
    if (sew == SEW::E16) {
        rec.setVectorState(SEW::E8, 2);
        rec.vsplat(v0, imm);
        rec.setVectorState(sew, is_xmms ? elements / 2 : elements);
    } else {
        rec.setVectorState(sew, is_xmms ? elements / 2 : elements);
        rec.vsplat(v0, imm);
    }
    rec.v0Modified(); // TODO: store and restore v0 if already set
    as.VMERGE(dst, src1, src2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VBLENDPS) {
    VBLEND(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VBLENDPD) {
    VBLEND(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VPBLENDD) {
    VBLEND(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPBLENDW) {
    VBLEND(rec, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPBROADCASTB) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR temp = rec.scratch();
    rec.setVectorState(SEW::E8, is_xmms ? 16 : 32);
    as.VMV_XS(temp, src); // TODO: if memory, load directly into gpr
    as.VMV(dst, temp);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPBROADCASTW) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR temp = rec.scratch();
    rec.setVectorState(SEW::E16, 16);
    as.VMV_XS(temp, src); // TODO: if memory, load directly into gpr
    as.VMV(dst, temp);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPBROADCASTD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR temp = rec.scratch();
    rec.setVectorState(SEW::E32, 8);
    as.VMV_XS(temp, src); // TODO: if memory, load directly into gpr
    as.VMV(dst, temp);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPBROADCASTQ) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR temp = rec.scratch();
    rec.setVectorState(SEW::E64, 4);
    as.VMV_XS(temp, src); // TODO: if memory, load directly into gpr
    as.VMV(dst, temp);
    rec.setVec(&operands[0], dst);
}

void VPEXTR(Recompiler& rec, Assembler& as, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_mem = operands[0].type == ZYDIS_OPERAND_TYPE_MEMORY;
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::GPR dst = rec.scratch();
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::Vec slide_down = rec.scratchVec();
    rec.setVectorState(sew, elements);
    u8 masked_imm = imm & (elements - 1);
    as.VSLIDEDOWN(slide_down, src, masked_imm);
    as.VMV_XS(dst, slide_down);
    if (is_mem) {
        rec.setGPR(&operands[0], dst);
    } else {
        rec.zext(dst, dst, rec.zydisToSize(sew_to_bits(sew)));
        rec.setGPR(operands[0].reg.value, X86_SIZE_QWORD, dst);
    }
}

FAST_HANDLE(VPEXTRB) {
    VPEXTR(rec, as, operands, SEW::E8, 16);
}

FAST_HANDLE(VPEXTRW) {
    VPEXTR(rec, as, operands, SEW::E16, 8);
}

FAST_HANDLE(VPEXTRD) {
    VPEXTR(rec, as, operands, SEW::E32, 4);
}

FAST_HANDLE(VPEXTRQ) {
    VPEXTR(rec, as, operands, SEW::E64, 2);
}

template <FuncPtr3 operation>
void VPH(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int vlen) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec group = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::GPR temp = rec.scratch();
    biscuit::Vec iota_vec = rec.scratchVec();
    as.VMV1R(group, src1);
    if (Extensions::VLEN >= operands[0].size * 2) {
        rec.setVectorState(sew, is_xmms ? vlen : vlen * 2);
        as.VSLIDEUP(group, src2, is_xmms ? vlen / 2 : vlen);
    } else {
        as.VMV1R(biscuit::Vec(group.Index() + 1), src2);
    }
    rec.setVectorState(sew, vlen);
    as.VNSRL(narrow1, group, 0);
    int shift = sew_to_bits(sew);
    if (shift >= 32) {
        biscuit::GPR shiftreg = rec.scratch();
        as.LI(shiftreg, shift);
        as.VNSRL(narrow2, group, shiftreg);
    } else {
        as.VNSRL(narrow2, group, shift);
    }
    if (is_xmms) {
        (as.*operation)(dst, narrow1, narrow2, VecMask::No);
    } else {
        (as.*operation)(group, narrow1, narrow2, VecMask::No);
        rec.setVectorState(SEW::E64, 4);
        u64 iota = (0ull << 0) | (2ull << 16) | (1ull << 32) | (3ull << 48);
        as.LI(temp, iota);
        as.VMV_SX(iota_vec, temp);
        as.VRGATHEREI16(dst, group, iota_vec);
    }
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPHADDW) {
    VPH<&Assembler::VADD>(rec, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPHADDSW) {
    VPH<&Assembler::VSADD>(rec, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPHADDD) {
    VPH<&Assembler::VADD>(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPHSUBW) {
    VPH<&Assembler::VSUB>(rec, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPHSUBSW) {
    VPH<&Assembler::VSSUB>(rec, as, instruction, operands, SEW::E16, 16);
}

FAST_HANDLE(VPHSUBD) {
    VPH<&Assembler::VSUB>(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPMADDWD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::GPR shift = rec.scratch();
    biscuit::Vec product = rec.scratchVecM2();
    biscuit::Vec left = rec.scratchVec();
    biscuit::Vec right = rec.scratchVec();
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    as.LI(shift, 32);
    rec.setVectorState(SEW::E16, 32);
    as.VWMUL(product, src1, src2);
    rec.setVectorState(SEW::E32, 8);
    as.VNSRL(left, product, 0);
    as.VNSRL(right, product, shift);
    as.VADD(dst, left, right);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VUNPCKLPS) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec wide1 = rec.scratchVecM2();
    biscuit::Vec wide2 = rec.scratchVecM2();
    biscuit::Vec slide = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    if (is_xmms) {
        rec.setVectorState(SEW::E32, 8);
        as.VWADDU(wide1, src1, x0);
        as.VWADDU(wide2, src2, x0);
        as.VSLIDE1UP(slide, wide2, x0);
        as.VOR(wide1, wide1, slide);
        rec.setVec(&operands[0], wide1);
    } else {
        rec.setVectorState(SEW::E32, 8);
        as.VWADDU(wide1, src1, x0);
        as.VWADDU(wide2, src2, x0);
        rec.setVectorState(SEW::E32, 16, LMUL::M2);
        as.VSLIDE1UP(slide, wide2, x0);
        as.VOR(wide1, wide1, slide);
        as.VSLIDEDOWN(wide2, wide1, 8);
        rec.setVectorState(SEW::E32, 8);
        as.VSLIDEUP(wide1, wide2, 4);
        rec.setVec(&operands[0], wide1);
    }
}

FAST_HANDLE(VUNPCKHPS) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec wide1 = rec.scratchVecM2();
    biscuit::Vec wide2 = rec.scratchVecM2();
    biscuit::Vec slide = rec.scratchVecM2();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    if (is_xmms) {
        rec.setVectorState(SEW::E32, 8);
        as.VWADDU(wide1, src1, x0);
        as.VWADDU(wide2, src2, x0);
        as.VSLIDE1UP(slide, wide2, x0);
        as.VOR(wide1, wide1, slide);
        as.VSLIDEDOWN(wide1, wide1, 4);
        rec.setVec(&operands[0], wide1);
    } else {
        rec.setVectorState(SEW::E32, 8);
        as.VWADDU(wide1, src1, x0);
        as.VWADDU(wide2, src2, x0);
        rec.setVectorState(SEW::E32, 16, LMUL::M2);
        as.VSLIDE1UP(slide, wide2, x0);
        as.VOR(wide1, wide1, slide);
        as.VSLIDEDOWN(wide1, wide1, 4);
        as.VSLIDEDOWN(wide2, wide1, 8);
        rec.setVectorState(SEW::E32, 8);
        as.VSLIDEUP(wide1, wide2, 4);
        rec.setVec(&operands[0], wide1);
    }
}

FAST_HANDLE(VUNPCKLPD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec temp1 = rec.scratchVec();
    biscuit::Vec down1 = rec.scratchVec();
    biscuit::Vec down2 = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(SEW::E64, 4);
    as.VMV1R(temp1, src1);
    as.VSLIDEUP(temp1, src2, 1);
    if (!is_xmms) {
        as.VSLIDEDOWN(down1, src1, 2);
        as.VSLIDEDOWN(down2, src2, 2);
        as.VSLIDEUP(down1, down2, 1);
        as.VSLIDEUP(temp1, down1, 2);
    }
    rec.setVec(&operands[0], temp1);
}

FAST_HANDLE(VUNPCKHPD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec temp1 = rec.scratchVec();
    biscuit::Vec temp2 = rec.scratchVec();
    biscuit::Vec down1 = rec.scratchVec();
    biscuit::Vec down2 = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(SEW::E64, 4);
    as.VSLIDEDOWN(temp1, src1, 1);
    as.VSLIDEDOWN(temp2, src2, 1);
    as.VSLIDEUP(temp1, temp2, 1);
    if (!is_xmms) {
        as.VSLIDEDOWN(down1, src1, 3);
        as.VSLIDEDOWN(down2, src2, 3);
        as.VSLIDEUP(down1, down2, 1);
        as.VSLIDEUP(temp1, down1, 2);
    }
    rec.setVec(&operands[0], temp1);
}

FAST_HANDLE(VPMADDUBSW) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec product = rec.scratchVecM2();
    biscuit::Vec narrow1 = rec.scratchVec();
    biscuit::Vec narrow2 = rec.scratchVec();
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    rec.setVectorState(SEW::E8, 32);
    as.VWMULSU(product, src2, src1);
    rec.setVectorState(SEW::E16, 16);
    as.VNSRL(narrow1, product, 0);
    as.VNSRL(narrow2, product, 16);
    rec.setVectorState(SEW::E16, 16);
    as.VSADD(dst, narrow1, narrow2);
    rec.setVec(&operands[0], dst);
}

void VPINSR(Recompiler& rec, Assembler& as, ZydisDecodedOperand* operands, SEW sew, u8 imm) {
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec src = rec.getVec(&operands[1]);
    as.VMV1R(dst, src);
    biscuit::Vec src_vec;

    if (imm == 0) {
        // If inserting to element 0 we can save some instructions
        if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            biscuit::GPR address = rec.lea(&operands[2], false);
            rec.readMemory(dst, address, operands[2].size);
        } else {
            biscuit::GPR reg = rec.getGPR(&operands[2], X86_SIZE_QWORD);
            rec.setVectorState(sew, 1);
            as.VMV_SX(dst, reg);
        }
        rec.setVec(&operands[0], dst);
    } else {
        if (operands[2].type == ZYDIS_OPERAND_TYPE_MEMORY) {
            src_vec = rec.getVec(&operands[2]);
        } else {
            rec.setVectorState(sew, imm + 1);
            src_vec = rec.scratchVec();
            biscuit::GPR src = rec.getGPR(&operands[2], X86_SIZE_QWORD);
            as.VMV_SX(src_vec, src);
        }
        rec.setVectorState(sew, imm + 1);
        as.VSLIDEUP(dst, src_vec, imm);
        rec.setVec(&operands[0], dst);
    }
}

FAST_HANDLE(VPINSRB) {
    u8 imm = rec.getImmediate(&operands[3]) & 0b1111;
    VPINSR(rec, as, operands, SEW::E8, imm);
}

FAST_HANDLE(VPINSRW) {
    u8 imm = rec.getImmediate(&operands[3]) & 0b111;
    VPINSR(rec, as, operands, SEW::E16, imm);
}

FAST_HANDLE(VPINSRD) {
    u8 imm = rec.getImmediate(&operands[3]) & 0b11;
    VPINSR(rec, as, operands, SEW::E32, imm);
}

FAST_HANDLE(VPINSRQ) {
    u8 imm = rec.getImmediate(&operands[3]) & 0b1;
    VPINSR(rec, as, operands, SEW::E64, imm);
}

void VBLENDV(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src1 = rec.getVec(&operands[1]);
    biscuit::Vec src2 = rec.getVec(&operands[2]);
    biscuit::Vec mask = rec.getVec(&operands[3]);
    rec.setVectorState(sew, is_xmms ? elements / 2 : elements);
    as.VMSLT(v0, mask, x0);
    rec.v0Modified(); // TODO: store and restore v0 if already set
    as.VMERGE(dst, src1, src2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPTEST) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec and_temp = rec.scratchVec();
    biscuit::Vec andn_temp = rec.scratchVec();
    biscuit::Vec mask1 = rec.scratchVec();
    biscuit::Vec mask2 = rec.scratchVec();
    biscuit::Vec not1 = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[0]);
    biscuit::Vec src2 = rec.getVec(&operands[1]);
    biscuit::GPR temp1 = rec.scratch();
    biscuit::GPR temp2 = rec.scratch();

    rec.setVectorState(SEW::E64, is_xmms ? 2 : 4);

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        as.VAND(mask1, src1, src2);
        as.VMSNE(and_temp, mask1, x0);
        as.VMV_XS(temp1, and_temp);
        as.ANDI(temp1, temp1, is_xmms ? 0b11 : 0b1111);
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.SEQZ(zf, temp1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        as.VNOT(not1, src1);
        as.VAND(mask2, not1, src2);
        as.VMSNE(andn_temp, mask2, x0);
        as.VMV_XS(temp2, andn_temp);
        as.ANDI(temp2, temp2, is_xmms ? 0b11 : 0b1111);
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SEQZ(cf, temp2);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        as.SB(x0, offsetof(ThreadState, af), rec.threadStatePointer());
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.MV(of, x0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        biscuit::GPR sf = rec.flag(X86_REF_SF);
        as.MV(sf, x0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        as.SB(x0, offsetof(ThreadState, pf), rec.threadStatePointer());
    }
}

void VTEST(Recompiler& rec, u64 rip, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int vl) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec and_temp = rec.scratchVec();
    biscuit::Vec andn_temp = rec.scratchVec();
    biscuit::Vec mask1 = rec.scratchVec();
    biscuit::Vec mask2 = rec.scratchVec();
    biscuit::Vec not1 = rec.scratchVec();
    biscuit::Vec src1 = rec.getVec(&operands[0]);
    biscuit::Vec src2 = rec.getVec(&operands[1]);
    biscuit::GPR temp1 = rec.scratch();
    biscuit::GPR temp2 = rec.scratch();

    rec.setVectorState(sew, is_xmms ? vl / 2 : vl);

    if (rec.shouldEmitFlag(rip, X86_REF_ZF)) {
        as.VAND(mask1, src1, src2);
        as.VMSLT(and_temp, mask1, x0);
        as.VMV_XS(temp1, and_temp);
        as.ANDI(temp1, temp1, is_xmms ? ((1 << (vl / 2)) - 1) : ((1 << vl) - 1));
        biscuit::GPR zf = rec.flag(X86_REF_ZF);
        as.SEQZ(zf, temp1);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_CF)) {
        as.VNOT(not1, src1);
        as.VAND(mask2, not1, src2);
        as.VMSLT(andn_temp, mask2, x0);
        as.VMV_XS(temp2, andn_temp);
        as.ANDI(temp2, temp2, is_xmms ? ((1 << (vl / 2)) - 1) : ((1 << vl) - 1));
        biscuit::GPR cf = rec.flag(X86_REF_CF);
        as.SEQZ(cf, temp2);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_AF)) {
        as.SB(x0, offsetof(ThreadState, af), rec.threadStatePointer());
    }

    if (rec.shouldEmitFlag(rip, X86_REF_OF)) {
        biscuit::GPR of = rec.flag(X86_REF_OF);
        as.MV(of, x0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_SF)) {
        biscuit::GPR sf = rec.flag(X86_REF_SF);
        as.MV(sf, x0);
    }

    if (rec.shouldEmitFlag(rip, X86_REF_PF)) {
        as.SB(x0, offsetof(ThreadState, pf), rec.threadStatePointer());
    }
}

FAST_HANDLE(VTESTPS) {
    VTEST(rec, rip, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VTESTPD) {
    VTEST(rec, rip, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VBLENDVPS) {
    VBLENDV(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VBLENDVPD) {
    VBLENDV(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VPBLENDVB) {
    VBLENDV(rec, as, instruction, operands, SEW::E8, 32);
}

FAST_HANDLE(VBROADCASTSS) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    rec.setVectorState(SEW::E32, 8);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::GPR mem = rec.getGPR(&operands[1]);
        as.VMV(dst, mem);
    } else {
        biscuit::Vec src = rec.getVec(&operands[1]);
        biscuit::GPR temp = rec.scratch();
        as.VMV_XS(temp, src);
        as.VMV(dst, temp);
    }
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VBROADCASTSD) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    rec.setVectorState(SEW::E64, 4);
    if (operands[1].type == ZYDIS_OPERAND_TYPE_MEMORY) {
        biscuit::GPR mem = rec.getGPR(&operands[1]);
        as.VMV(dst, mem);
    } else {
        biscuit::Vec src = rec.getVec(&operands[1]);
        biscuit::GPR temp = rec.scratch();
        as.VMV_XS(temp, src);
        as.VMV(dst, temp);
    }
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VBROADCASTF128) {
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(SEW::E64, 4);
    as.VMV1R(dst, src);
    as.VSLIDEUP(dst, src, 2);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VBROADCASTI128) {
    fast_VBROADCASTF128(rec, rip, as, instruction, operands);
}

FAST_HANDLE(VPHMINPOSUW) {
    fast_PHMINPOSUW(rec, rip, as, instruction, operands);
}

void VPSHIFT_imm(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements,
                 bool left) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, elements);
    u8 val = rec.getImmediate(&operands[2]);
    if (val >= sew_to_bits(sew)) {
        as.VXOR(dst, dst, dst);
    } else {
        if (val >= 32) {
            biscuit::GPR temp = rec.scratch();
            as.LI(temp, val);
            if (left) {
                as.VSLL(dst, src, temp);
            } else {
                as.VSRL(dst, src, temp);
            }
        } else {
            if (left) {
                as.VSLL(dst, src, val);
            } else {
                as.VSRL(dst, src, val);
            }
        }
    }
    rec.setVec(&operands[0], dst);
}

void VPSHIFT_reg(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements,
                 bool left) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR count = rec.scratch();
    biscuit::GPR mask = rec.scratch();
    biscuit::Vec shifted = rec.scratchVec();
    biscuit::Vec shift = rec.getVec(&operands[2]);
    rec.setVectorState(SEW::E64, 4);
    as.VMV_XS(count, shift); // for some reason, bits 0-63 need to be considered for the shift
    rec.setVectorState(sew, elements);
    // Make a mask to zero elements if shift is >= element size in bits
    as.SLTIU(mask, count, sew_to_bits(sew));
    as.NEG(mask, mask);
    if (left) {
        as.VSLL(shifted, src, count);
    } else {
        as.VSRL(shifted, src, count);
    }
    as.VAND(dst, shifted, mask);
    rec.setVec(&operands[0], dst);
}

void VPSRA_imm(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    rec.setVectorState(sew, elements);
    u8 val = rec.getImmediate(&operands[2]);
    if (val >= sew_to_bits(sew)) {
        val = sew_to_bits(sew) - 1;
    }
    if (val >= 32) {
        biscuit::GPR temp = rec.scratch();
        as.LI(temp, val);
        as.VSRA(dst, src, temp);
    } else {
        as.VSRA(dst, src, val);
    }
    rec.setVec(&operands[0], dst);
}

void VPSRA_reg(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int elements) {
    bool is_xmms = !instruction.raw.vex.L;
    biscuit::Vec dst = is_xmms ? rec.scratchVec() : rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    biscuit::GPR count = rec.scratch();
    biscuit::GPR max = rec.scratch();
    biscuit::Vec shift = rec.getVec(&operands[2]);
    rec.setVectorState(SEW::E64, 4);
    as.VMV_XS(count, shift); // for some reason, bits 0-63 need to be considered for the shift
    rec.setVectorState(sew, elements);
    as.LI(max, sew_to_bits(sew) - 1);
    as.MINU(count, max, count); // TODO: do the same for psraw & co
    as.VSRA(dst, src, count);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPSRLQ) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSHIFT_imm(rec, as, instruction, operands, SEW::E64, 4, false);
    } else {
        VPSHIFT_reg(rec, as, instruction, operands, SEW::E64, 4, false);
    }
}

FAST_HANDLE(VPSRLD) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSHIFT_imm(rec, as, instruction, operands, SEW::E32, 8, false);
    } else {
        VPSHIFT_reg(rec, as, instruction, operands, SEW::E32, 8, false);
    }
}

FAST_HANDLE(VPSRLW) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSHIFT_imm(rec, as, instruction, operands, SEW::E16, 16, false);
    } else {
        VPSHIFT_reg(rec, as, instruction, operands, SEW::E16, 16, false);
    }
}

FAST_HANDLE(VPSLLQ) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSHIFT_imm(rec, as, instruction, operands, SEW::E64, 4, true);
    } else {
        VPSHIFT_reg(rec, as, instruction, operands, SEW::E64, 4, true);
    }
}

FAST_HANDLE(VPSLLD) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSHIFT_imm(rec, as, instruction, operands, SEW::E32, 8, true);
    } else {
        VPSHIFT_reg(rec, as, instruction, operands, SEW::E32, 8, true);
    }
}

FAST_HANDLE(VPSLLW) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSHIFT_imm(rec, as, instruction, operands, SEW::E16, 16, true);
    } else {
        VPSHIFT_reg(rec, as, instruction, operands, SEW::E16, 16, true);
    }
}

FAST_HANDLE(VPSLLDQ) {
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (imm > 15) {
        rec.setVectorState(SEW::E64, 4);
        as.VXOR(dst, dst, dst);
        rec.setVec(&operands[0], dst);
    } else {
        u16 mask = ((0xFFFF << imm) & 0xFFFF);
        rec.setVectorState(SEW::E16, 16);
        rec.vsplat(v0, mask);
        rec.v0Modified();
        as.VXOR(result, result, result);
        rec.setVectorState(SEW::E8, 32);
        as.VSLIDEUP(result, src, imm, VecMask::Yes);
        rec.setVec(&operands[0], result);
    }
}

FAST_HANDLE(VPSRLDQ) {
    u8 imm = rec.getImmediate(&operands[2]);
    biscuit::Vec result = rec.scratchVec();
    biscuit::Vec dst = rec.getVec(&operands[0]);
    biscuit::Vec src = rec.getVec(&operands[1]);
    if (imm > 15) {
        rec.setVectorState(SEW::E64, 4);
        as.VXOR(dst, dst, dst);
        rec.setVec(&operands[0], dst);
    } else {
        u16 mask = ((0xFFFF >> imm) & 0xFFFF);
        rec.setVectorState(SEW::E16, 16);
        rec.vsplat(v0, mask);
        rec.v0Modified();
        as.VXOR(result, result, result);
        rec.setVectorState(SEW::E8, 32);
        as.VSLIDEDOWN(result, src, imm, VecMask::Yes);
        rec.setVec(&operands[0], result);
    }
}

template <void (Assembler::*operation)(Vec, Vec, Vec, VecMask)>
void VPSHIFTV(Recompiler& rec, Assembler& as, ZydisDecodedInstruction& instruction, ZydisDecodedOperand* operands, SEW sew, int vl) {
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec data = rec.getVec(&operands[1]);
    biscuit::Vec shift = rec.getVec(&operands[2]);
    biscuit::GPR max = rec.scratch();
    as.LI(max, sew_to_bits(sew) - 1);
    rec.setVectorState(sew, vl);
    as.VMSGTU(v0, shift, max);
    rec.v0Modified();
    (as.*operation)(dst, data, shift, VecMask::No);
    as.VXOR(dst, dst, dst, VecMask::Yes);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPSLLVD) {
    VPSHIFTV<&Assembler::VSLL>(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPSLLVQ) {
    VPSHIFTV<&Assembler::VSLL>(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VPSRLVD) {
    VPSHIFTV<&Assembler::VSRL>(rec, as, instruction, operands, SEW::E32, 8);
}

FAST_HANDLE(VPSRLVQ) {
    VPSHIFTV<&Assembler::VSRL>(rec, as, instruction, operands, SEW::E64, 4);
}

FAST_HANDLE(VPSRAVD) {
    biscuit::Vec dst = rec.scratchVec();
    biscuit::Vec data = rec.getVec(&operands[1]);
    biscuit::Vec shift = rec.getVec(&operands[2]);
    biscuit::Vec shift_modified = rec.scratchVec();
    biscuit::GPR max = rec.scratch();
    as.LI(max, 31);
    rec.setVectorState(SEW::E32, 8);
    as.VMINU(shift_modified, shift, max);
    as.VSRA(dst, data, shift_modified);
    rec.setVec(&operands[0], dst);
}

FAST_HANDLE(VPSRAD) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSRA_imm(rec, as, instruction, operands, SEW::E32, 8);
    } else {
        VPSRA_reg(rec, as, instruction, operands, SEW::E32, 8);
    }
}

FAST_HANDLE(VPSRAW) {
    if (operands[2].type == ZYDIS_OPERAND_TYPE_IMMEDIATE) {
        VPSRA_imm(rec, as, instruction, operands, SEW::E16, 16);
    } else {
        VPSRA_reg(rec, as, instruction, operands, SEW::E16, 16);
    }
}

void Handlers::initialize() {
#define X(name) Handlers::ptr_##name = fast_##name;
#define SIMD(name)
#define X87(name)
#define AVX(name)
#include "handlers.inc"
#undef X
#undef SIMD
#undef X87
#undef AVX
#define X(name)
#define SIMD(name) Handlers::ptr_##name = fast_##name;
#define X87(name)
#define AVX(name) Handlers::ptr_##name = fast_##name;
#include "handlers.inc"
#undef X
#undef SIMD
#undef X87
#undef AVX
// When we support 80-bit mode, this will be changed
#define X(name)
#define SIMD(name)
#define X87(name) Handlers::ptr_##name = fast_##name;
#define AVX(name)
#include "handlers.inc"
#undef X
#undef SIMD
#undef X87
#undef AVX
}
