#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sun Aug 27 02:54:59 2023
# Process ID: 16324
# Current directory: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10856 D:\Materiale_pentru_facultate\Licenta\Anul_4\Semestrul_1\P3\Block_Design\Block_Design.xpr
# Log file: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/vivado.log
# Journal file: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design\vivado.jou
# Running On: DESKTOP-7P0D6RH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16836 MB
#-----------------------------------------------------------
start_gui
open_project D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/ip_repo/FPU_IP_Slave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.375 ; gain = 409.086
update_compile_order -fileset sources_1
open_bd_design {D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd}
Reading block design file <D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd>...
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- Florin:user:FPU_IP_Slave:1.0 - FPU_IP_Slave_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Successfully read diagram <Block_Design> from block design file <D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sources_1/bd/Block_Design/Block_Design.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Block_Design_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Block_Design_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Block_Design_TB'...
Generating merged BMM file for the design top 'Block_Design_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Block_Design_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Block_Design_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_v10_0/Block_Design_dlmb_v10_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_v10_0
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_v10_0_lmb_v10
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_v10_0/Block_Design_ilmb_v10_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_v10_0
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_v10_0_lmb_v10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_bram_if_cntlr_0/Block_Design_dlmb_bram_if_cntlr_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_bram_if_cntlr_0/Block_Design_ilmb_bram_if_cntlr_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_lmb_bram_0/sim/Block_Design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Add Div Normaliser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Div_Normaliser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/hdl/FPU_IP_Slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_IP_Slave_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Multiplier Normaliser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Normaliser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/hdl/FPU_IP_Slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_IP_Slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_FPU_IP_Slave_0_0/sim/Block_Design_FPU_IP_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_FPU_IP_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_axi_uartlite_0_0/Block_Design_axi_uartlite_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_axi_uartlite
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_baudrate
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_uartlite_core
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_uartlite_rx
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_uartlite_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_clk_wiz_0_0/Block_Design_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module Block_Design_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_mdm_1_0/Block_Design_mdm_1_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_JTAG_CONTROL
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_BSCANE2
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_BUFGCE_1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_FDC_1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_FDRE_1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_LUT1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E__parameterized5
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MDM
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MDM_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_microblaze_0_0/Block_Design_microblaze_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_486
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_487
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_488
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_489
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_490
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_491
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_492
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_493
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_494
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_495
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_496
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_497
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_498
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_499
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_500
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_501
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_502
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_503
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_504
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_505
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_506
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_507
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_508
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_509
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_510
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_511
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_512
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_513
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_514
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_515
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit__parameterized2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Byte_Doublet_Handle_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_DAXI_interface
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Data_Flow_Logic
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Data_Flow_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Debug
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Decode_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_AND2B1L
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_305
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_308
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_311
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_314
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_317
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_320
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_323
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_326
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_329
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_332
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_335
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_338
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_341
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_344
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_347
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_350
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_353
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_356
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_359
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_362
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_365
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_368
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_371
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_374
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_377
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_380
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_383
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_386
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_389
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_392
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_395
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_398
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_453
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_454
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_455
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_456
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_457
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_458
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_459
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_460
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_461
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_462
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_463
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_464
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_465
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_466
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_467
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_468
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_469
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_470
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_471
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_472
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_473
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_474
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_475
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_476
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_477
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_478
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_479
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_480
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_481
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_482
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_483
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_484
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_63
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_64
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_65
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_66
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_67
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_68
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_69
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_70
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_71
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_108
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_109
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_111
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_113
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_115
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_117
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_119
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_121
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_123
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_125
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_127
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_129
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_131
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_133
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_135
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_137
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_139
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_141
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_143
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_145
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_147
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_149
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_151
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_153
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_155
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_157
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_159
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_161
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_163
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_165
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_167
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_169
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_171
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_173
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_175
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_177
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_179
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_181
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_183
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_185
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_187
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_189
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_191
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_193
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_195
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_197
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_199
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_201
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_202
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_204
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_206
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_208
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_210
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_212
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_214
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_216
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_218
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_220
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_222
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_224
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_226
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_228
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_230
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_232
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_234
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_236
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_238
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_240
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_242
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_244
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_246
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_248
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_250
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_252
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_254
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_256
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_258
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_260
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_262
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_264
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_297
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_298
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_299
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_300
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_301
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_302
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDS
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT4
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_110
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_112
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_114
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_517
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_519
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_521
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_523
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_525
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_527
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_529
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_531
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_533
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_535
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_537
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_539
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_541
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_543
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_545
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_547
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_549
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_551
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_553
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_555
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_557
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_559
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_561
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_563
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_565
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_567
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_569
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_571
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_573
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_575
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_10
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_11
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_12
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_13
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_14
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_15
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_4
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_5
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_6
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_7
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_8
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_9
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_306
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_309
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_312
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_315
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_318
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_321
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_324
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_327
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_330
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_333
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_336
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_339
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_342
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_345
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_348
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_351
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_354
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_357
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_360
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_363
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_366
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_369
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_372
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_375
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_378
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_381
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_384
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_387
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_390
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_393
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_396
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_73
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_75
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_77
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_79
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_81
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized12
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized4
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized6
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_72
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_74
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_76
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_78
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_80
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MULT_AND
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_100
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_101
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_102
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_103
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_104
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_105
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_106
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_107
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_27
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_29
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_295
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_296
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_303
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_31
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_33
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_35
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_37
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_39
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_399
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_400
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_401
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_402
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_403
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_404
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_405
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_41
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_485
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_578
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_86
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_87
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_88
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_89
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_90
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_91
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_92
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_93
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_94
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_95
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_96
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_97
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_98
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_99
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_266
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_267
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_268
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_269
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_270
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_271
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_272
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_273
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_274
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_275
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_276
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_277
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_278
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_279
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_280
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_281
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_282
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_283
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_284
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_285
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_286
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_287
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_288
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_289
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_290
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_291
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_292
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_293
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_294
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_304
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_307
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_310
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_313
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_316
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_319
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_322
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_325
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_328
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_331
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_334
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_337
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_340
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_343
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_346
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_349
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_352
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_355
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_358
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_361
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_364
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_367
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_370
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_373
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_376
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_379
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_382
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_385
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_388
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_391
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_394
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_397
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_516
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_518
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_520
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_522
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_524
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_526
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_528
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_530
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_532
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_534
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_536
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_538
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_540
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_542
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_544
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_546
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_548
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_550
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_552
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_554
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_556
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_558
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_560
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_562
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_564
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_566
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_568
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_570
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_572
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_574
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_576
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_577
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_116
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_118
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_120
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_122
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_124
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_126
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_128
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_130
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_132
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_134
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_136
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_138
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_140
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_142
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_144
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_146
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_148
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_150
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_152
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_154
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_156
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_158
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_160
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_162
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_164
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_166
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_168
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_170
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_172
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_174
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_176
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_178
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_180
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_182
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_184
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_186
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_188
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_190
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_192
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_194
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_196
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_198
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_200
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_203
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_205
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_207
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_209
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_211
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_213
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_215
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_217
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_219
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_221
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_223
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_225
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_227
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_229
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_231
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_233
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_235
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_237
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_239
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_241
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_243
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_245
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_247
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_249
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_251
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_253
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_255
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_257
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_259
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_261
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_263
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_265
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_421
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_422
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_423
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_424
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_425
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_426
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_427
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_428
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_429
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_430
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_431
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_432
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_433
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_434
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_435
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_436
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_437
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_438
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_439
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_440
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_441
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_442
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_443
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_444
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_445
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_446
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_447
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_448
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_449
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_450
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_451
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_452
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_406
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_407
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_408
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_409
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_410
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_411
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_412
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_413
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_414
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_415
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_416
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_417
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_418
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_419
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_420
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_16
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_17
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_18
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_19
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_22
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_23
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized3_20
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized5
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized5_21
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized7
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized9
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_28
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_30
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_32
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_34
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_36
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_38
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_40
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MicroBlaze
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MicroBlaze_Core
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MicroBlaze_GTi
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Operand_Select_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_PC_Module_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_PreFetch_Buffer_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Register_File_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Shift_Logic_Module_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Zero_Detect_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_address_hit
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_53
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_54
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_55
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_56
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_57
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_58
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_59
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_60
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_61
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_62
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_82
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_83
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_84
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_85
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_or
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_exception_registers_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_instr_mux
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_jump_logic
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_0
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_42
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_43
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_44
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_45
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_46
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_47
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_48
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_49
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_50
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_51
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_24
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_25
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_26
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_52
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_vec
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_vec__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_msr_reg_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mux_bus
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__24
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__25
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__27
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__28
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_xbar_0/Block_Design_xbar_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_axi_crossbar
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_crossbar_sasd
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_decerr_slave
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_splitter
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_register_slice_v2_1_28_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_rst_clk_wiz_0_100M_0/Block_Design_rst_clk_wiz_0_100M_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_cdc_sync
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_lpf
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_proc_sys_reset
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_sequence_psr
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_upcnt_n
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/sim/Block_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_H1K87E
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_BQ78ZU
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1KP6291
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_8XTMXL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/hdl/Block_Design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sim_1/new/Block_Design_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1614.402 ; gain = 11.316
INFO: [USF-XSim-69] 'compile' step finished in '29' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Block_Design_TB_behav xil_defaultlib.Block_Design_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Block_Design_TB_behav xil_defaultlib.Block_Design_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_Div_Normaliser
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mul_Normaliser
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.FPU_IP_Slave_v1_0_S00_AXI_defaul...
Compiling module xil_defaultlib.FPU_IP_Slave_v1_0
Compiling module xil_defaultlib.Block_Design_FPU_IP_Slave_0_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ps...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ps...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ad...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sl...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ax...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ba...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cd...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cn...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_dy...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cn...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_dy...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ax...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module xil_defaultlib.Block_Design_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.Block_Design_clk_wiz_0_0
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_FDC_1
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_FDRE_1
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.Block_Design_mdm_1_0_JTAG_CONTRO...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MDM_Core
Compiling module unisims_ver.BUFGCTRL(INIT_OUT=1,PRESELECT_I0...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_BUFGCE_1
Compiling module unisims_ver.BSCANE2(JTAG_CHAIN=2)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_BSCANE2
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_LUT1
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MDM
Compiling module xil_defaultlib.Block_Design_mdm_1_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.VCC
Compiling module unisims_ver.AND2B1L
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.Block_Design_microblaze_0_0
Compiling module xil_defaultlib.m00_couplers_imp_H1K87E
Compiling module xil_defaultlib.m01_couplers_imp_BQ78ZU
Compiling module xil_defaultlib.s00_couplers_imp_8XTMXL
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_register...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0
Compiling module xil_defaultlib.Block_Design_microblaze_0_axi_pe...
Compiling module xil_defaultlib.Block_Design_dlmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_dlmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_dlmb_v10_0_lmb_v10
Compiling module xil_defaultlib.Block_Design_dlmb_v10_0
Compiling module xil_defaultlib.Block_Design_ilmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_ilmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_ilmb_v10_0_lmb_v10
Compiling module xil_defaultlib.Block_Design_ilmb_v10_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="spa...
Compiling module xil_defaultlib.Block_Design_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design
Compiling module xil_defaultlib.Block_Design_wrapper
Compiling module xil_defaultlib.Block_Design_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Block_Design_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Block_Design_TB_behav -key {Behavioral:sim_1:Functional:Block_Design_TB} -tclbatch {Block_Design_TB.tcl} -protoinst "protoinst_files/Block_Design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Block_Design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//FPU_IP_Slave_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source Block_Design_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Block Memory Generator module Block_Design_TB.DUT.Block_Design_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.320 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1755.320 ; gain = 140.918
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 1755.320 ; gain = 152.234
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 40916 KB (Peak: 40916 KB), Simulation CPU Usage: 15186 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Block_Design_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Block_Design_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Block_Design_TB'...
Generating merged BMM file for the design top 'Block_Design_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Block_Design_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Block_Design_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_v10_0/Block_Design_dlmb_v10_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_v10_0
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_v10_0_lmb_v10
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_v10_0/Block_Design_ilmb_v10_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_v10_0
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_v10_0_lmb_v10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_bram_if_cntlr_0/Block_Design_dlmb_bram_if_cntlr_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-311] analyzing module Block_Design_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_bram_if_cntlr_0/Block_Design_ilmb_bram_if_cntlr_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-311] analyzing module Block_Design_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_lmb_bram_0/sim/Block_Design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Add Div Normaliser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Div_Normaliser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/hdl/FPU_IP_Slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_IP_Slave_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Multiplier Normaliser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Normaliser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/hdl/FPU_IP_Slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_IP_Slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_FPU_IP_Slave_0_0/sim/Block_Design_FPU_IP_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_FPU_IP_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_axi_uartlite_0_0/Block_Design_axi_uartlite_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_axi_uartlite
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_baudrate
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_uartlite_core
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_uartlite_rx
INFO: [VRFC 10-311] analyzing module Block_Design_axi_uartlite_0_0_uartlite_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_clk_wiz_0_0/Block_Design_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module Block_Design_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_mdm_1_0/Block_Design_mdm_1_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_JTAG_CONTROL
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_BSCANE2
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_BUFGCE_1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_FDC_1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_FDRE_1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_LUT1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MB_SRL16E__parameterized5
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MDM
INFO: [VRFC 10-311] analyzing module Block_Design_mdm_1_0_MDM_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_microblaze_0_0/Block_Design_microblaze_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_486
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_487
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_488
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_489
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_490
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_491
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_492
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_493
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_494
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_495
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_496
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_497
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_498
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_499
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_500
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_501
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_502
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_503
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_504
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_505
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_506
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_507
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_508
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_509
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_510
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_511
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_512
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_513
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_514
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit_515
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_ALU_Bit__parameterized2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Byte_Doublet_Handle_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_DAXI_interface
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Data_Flow_Logic
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Data_Flow_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Debug
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Decode_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_AND2B1L
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_305
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_308
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_311
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_314
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_317
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_320
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_323
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_326
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_329
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_332
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_335
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_338
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_341
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_344
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_347
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_350
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_353
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_356
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_359
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_362
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_365
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_368
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_371
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_374
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_377
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_380
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_383
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_386
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_389
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_392
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_395
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_398
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_453
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_454
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_455
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_456
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_457
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_458
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_459
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_460
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_461
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_462
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_463
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_464
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_465
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_466
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_467
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_468
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_469
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_470
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_471
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_472
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_473
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_474
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_475
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_476
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_477
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_478
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_479
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_480
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_481
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_482
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_483
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_484
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_63
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_64
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_65
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_66
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_67
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_68
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_69
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_70
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDRE_71
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_108
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_109
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_111
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_113
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_115
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_117
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_119
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_121
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_123
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_125
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_127
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_129
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_131
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_133
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_135
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_137
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_139
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_141
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_143
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_145
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_147
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_149
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_151
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_153
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_155
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_157
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_159
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_161
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_163
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_165
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_167
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_169
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_171
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_173
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_175
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_177
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_179
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_181
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_183
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_185
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_187
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_189
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_191
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_193
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_195
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_197
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_199
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_201
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_202
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_204
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_206
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_208
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_210
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_212
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_214
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_216
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_218
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_220
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_222
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_224
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_226
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_228
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_230
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_232
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_234
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_236
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_238
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_240
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_242
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_244
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_246
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_248
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_250
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_252
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_254
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_256
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_258
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_260
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_262
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_264
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_297
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_298
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_299
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_300
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_301
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDR_302
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_FDS
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT4
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_110
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_112
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_114
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_517
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_519
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_521
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_523
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_525
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_527
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_529
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_531
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_533
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_535
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_537
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_539
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_541
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_543
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_545
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_547
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_549
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_551
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_553
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_555
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_557
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_559
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_561
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_563
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_565
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_567
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_569
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_571
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_573
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2_575
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_10
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_11
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_12
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_13
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_14
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_15
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_4
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_5
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_6
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_7
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_8
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized3_9
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_306
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_309
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_312
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_315
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_318
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_321
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_324
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_327
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_330
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_333
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_336
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_339
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_342
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_345
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_348
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_351
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_354
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_357
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_360
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_363
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_366
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_369
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_372
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_375
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_378
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_381
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_384
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_387
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_390
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_393
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6_2__parameterized5_396
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_73
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_75
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_77
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_79
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized10_81
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized12
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized2
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized4
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized6
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_72
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_74
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_76
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_78
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_LUT6__parameterized8_80
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MULT_AND
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_100
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_101
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_102
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_103
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_104
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_105
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_106
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_107
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_27
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_29
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_295
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_296
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_303
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_31
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_33
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_35
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_37
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_39
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_399
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_400
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_401
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_402
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_403
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_404
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_405
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_41
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_485
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_578
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_86
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_87
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_88
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_89
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_90
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_91
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_92
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_93
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_94
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_95
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_96
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_97
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_98
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_99
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_266
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_267
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_268
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_269
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_270
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_271
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_272
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_273
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_274
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_275
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_276
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_277
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_278
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_279
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_280
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_281
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_282
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_283
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_284
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_285
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_286
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_287
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_288
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_289
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_290
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_291
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_292
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_293
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_294
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_304
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_307
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_310
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_313
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_316
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_319
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_322
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_325
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_328
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_331
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_334
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_337
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_340
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_343
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_346
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_349
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_352
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_355
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_358
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_361
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_364
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_367
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_370
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_373
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_376
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_379
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_382
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_385
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_388
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_391
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_394
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_397
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_516
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_518
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_520
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_522
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_524
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_526
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_528
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_530
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_532
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_534
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_536
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_538
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_540
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_542
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_544
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_546
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_548
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_550
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_552
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_554
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_556
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_558
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_560
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_562
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_564
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_566
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_568
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_570
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_572
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_574
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_576
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXCY_XORCY_577
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_116
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_118
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_120
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_122
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_124
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_126
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_128
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_130
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_132
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_134
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_136
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_138
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_140
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_142
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_144
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_146
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_148
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_150
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_152
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_154
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_156
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_158
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_160
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_162
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_164
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_166
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_168
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_170
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_172
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_174
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_176
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_178
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_180
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_182
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_184
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_186
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_188
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_190
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_192
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_194
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_196
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_198
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_200
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_203
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_205
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_207
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_209
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_211
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_213
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_215
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_217
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_219
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_221
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_223
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_225
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_227
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_229
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_231
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_233
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_235
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_237
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_239
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_241
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_243
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_245
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_247
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_249
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_251
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_253
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_255
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_257
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_259
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_261
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_263
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_265
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_421
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_422
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_423
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_424
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_425
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_426
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_427
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_428
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_429
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_430
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_431
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_432
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_433
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_434
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_435
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_436
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_437
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_438
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_439
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_440
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_441
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_442
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_443
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_444
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_445
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_446
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_447
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_448
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_449
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_450
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_451
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_MUXF7_452
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_406
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_407
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_408
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_409
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_410
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_411
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_412
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_413
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_414
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_415
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_416
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_417
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_418
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_419
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_RAM32M_420
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_16
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_17
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_18
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_19
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_22
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized1_23
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized3_20
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized5
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized5_21
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized7
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRL16E__parameterized9
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_28
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_30
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_32
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_34
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_36
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_38
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MB_SRLC16E_40
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MicroBlaze
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MicroBlaze_Core
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_MicroBlaze_GTi
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Operand_Select_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_PC_Module_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_PreFetch_Buffer_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Register_File_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Shift_Logic_Module_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_Zero_Detect_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_address_hit
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_53
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_54
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_55
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_56
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_57
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_58
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_59
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_60
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_61
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_62
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_82
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_83
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_84
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_and_85
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_carry_or
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_exception_registers_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_instr_mux
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_jump_logic
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_0
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_42
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_43
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_44
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_45
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_46
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_47
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_48
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_49
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_50
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized1_51
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_24
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_25
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_26
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_bit__parameterized3_52
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_vec
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mb_sync_vec__parameterized1
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_msr_reg_gti
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_mux_bus
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__24
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__25
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__27
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__28
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_0_xil_scan_reset_control__29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_xbar_0/Block_Design_xbar_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_axi_crossbar
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_crossbar_sasd
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_decerr_slave
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_splitter
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_crossbar_v2_1_29_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module Block_Design_xbar_0_axi_register_slice_v2_1_28_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_rst_clk_wiz_0_100M_0/Block_Design_rst_clk_wiz_0_100M_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_cdc_sync
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_lpf
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_proc_sys_reset
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_sequence_psr
INFO: [VRFC 10-311] analyzing module Block_Design_rst_clk_wiz_0_100M_0_upcnt_n
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/sim/Block_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design
INFO: [VRFC 10-311] analyzing module Block_Design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_H1K87E
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_BQ78ZU
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1KP6291
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_8XTMXL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/hdl/Block_Design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sim_1/new/Block_Design_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Design_TB
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1755.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '30' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Block_Design_TB_behav xil_defaultlib.Block_Design_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Block_Design_TB_behav xil_defaultlib.Block_Design_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_Div_Normaliser
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mul_Normaliser
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.FPU_IP_Slave_v1_0_S00_AXI_defaul...
Compiling module xil_defaultlib.FPU_IP_Slave_v1_0
Compiling module xil_defaultlib.Block_Design_FPU_IP_Slave_0_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ps...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ps...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ad...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sl...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ax...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ba...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cd...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cn...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_dy...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cn...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_dy...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ax...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module xil_defaultlib.Block_Design_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.Block_Design_clk_wiz_0_0
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_FDC_1
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_FDRE_1
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.Block_Design_mdm_1_0_JTAG_CONTRO...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MDM_Core
Compiling module unisims_ver.BUFGCTRL(INIT_OUT=1,PRESELECT_I0...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_BUFGCE_1
Compiling module unisims_ver.BSCANE2(JTAG_CHAIN=2)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_BSCANE2
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_LUT1
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MDM
Compiling module xil_defaultlib.Block_Design_mdm_1_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.VCC
Compiling module unisims_ver.AND2B1L
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.Block_Design_microblaze_0_0
Compiling module xil_defaultlib.m00_couplers_imp_H1K87E
Compiling module xil_defaultlib.m01_couplers_imp_BQ78ZU
Compiling module xil_defaultlib.s00_couplers_imp_8XTMXL
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_register...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0
Compiling module xil_defaultlib.Block_Design_microblaze_0_axi_pe...
Compiling module xil_defaultlib.Block_Design_dlmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_dlmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_dlmb_v10_0_lmb_v10
Compiling module xil_defaultlib.Block_Design_dlmb_v10_0
Compiling module xil_defaultlib.Block_Design_ilmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_ilmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_ilmb_v10_0_lmb_v10
Compiling module xil_defaultlib.Block_Design_ilmb_v10_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="spa...
Compiling module xil_defaultlib.Block_Design_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design
Compiling module xil_defaultlib.Block_Design_wrapper
Compiling module xil_defaultlib.Block_Design_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Block_Design_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1755.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Block_Design_TB_behav -key {Behavioral:sim_1:Functional:Block_Design_TB} -tclbatch {Block_Design_TB.tcl} -protoinst "protoinst_files/Block_Design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Block_Design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//FPU_IP_Slave_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /Block_Design_TB/DUT/Block_Design_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source Block_Design_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Block Memory Generator module Block_Design_TB.DUT.Block_Design_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance Block_Design_TB.DUT.Block_Design_i.clk_wiz_0.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1769.445 ; gain = 0.000
xsim: Time (s): cpu = 00:00:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1769.445 ; gain = 14.125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Block_Design_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:02:25 . Memory (MB): peak = 1769.445 ; gain = 14.125
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Block_Design_TB/DUT/Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Block Memory Generator module Block_Design_TB.DUT.Block_Design_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance Block_Design_TB.DUT.Block_Design_i.clk_wiz_0.inst.mmcm_adv_inst 
$stop called at time : 431995 ns : File "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.srcs/sim_1/new/Block_Design_TB.v" Line 26
run: Time (s): cpu = 00:00:41 ; elapsed = 00:02:30 . Memory (MB): peak = 1769.445 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Block_Design_TB/DUT/Block_Design_i/FPU_IP_Slave_0}} 
close_sim
INFO: xsimkernel Simulation Memory Usage: 40676 KB (Peak: 40676 KB), Simulation CPU Usage: 235561 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 27 03:16:28 2023...
