## ç¬¬ä¸€å‘¨ä½œä¸š

### T1

å¯¹äºå˜é‡ A,B åˆ—å‡ºçœŸå€¼è¡¨å¦‚ä¸‹ï¼š

| A    | B    | $\overline{A+B}$ | $\overline{A}\cdot\overline{B}$ | $\overline{A\cdot B}$ | $\overline{A}+\overline{B}$ |
| ---- | ---- | ---------------- | ------------------------------- | --------------------- | --------------------------- |
| 0    | 0    | 1                | 1                               | 1                     | 1                           |
| 0    | 1    | 0                | 0                               | 1                     | 1                           |
| 1    | 0    | 0                | 0                               | 1                     | 1                           |
| 1    | 1    | 0                | 0                               | 0                     | 0                           |

ç”±è¡¨æ˜“è¯ã€‚



ç”±æ‘©æ ¹å¾‹ï¼Œæœ‰
$$
\begin{align}
A\oplus B&=A\overline{B}+\overline{A}B\\
&=\overline{(\overline{A}+B)(A+\overline{B})}\\
&=\overline{\overline{A\overline{B}}\ \overline{\overline{A}B}}\\
\end{align}
$$
å…¶ä¸­éé—¨å¯ä»¥ç”¨ä¸ 1 å–ä¸éå®ç°ã€‚å¦‚ä¸‹å›¾

<img src="./hw1.assets/image-20230308214101025.png" alt="image-20230308214101025" style="zoom: 80%;" />

### T2

éƒ½è½¬åŒ–ä¸ºåè¿›åˆ¶å¦‚ä¸‹ï¼š

$(101001)_2=1+8+32=41$

$(52)_8=2+40=42$

$(00101001)_{BCD}=29$

$(33)_{16}=3+48=51$

æ‰€ä»¥ä»å°åˆ°å¤§æ’åˆ—å¦‚ä¸‹ï¼š
$$
(00101001)_{BCD}< (101001)_2< (52)_8< (33)_{16}
$$

### T3

##### (1)

`ALU`ï¼šè®¡ç®—å™¨ï¼Œæ‰§è¡Œç®—æœ¯å’Œé€»è¾‘è¿ç®—

`REG FILE`ï¼šå¯„å­˜å™¨ç»„ï¼Œæš‚å­˜æ•°æ®

`MUX`ï¼šæ•°æ®é€‰æ‹©å™¨ï¼Œç”¨äºä¿¡å·çš„åˆ‡æ¢

`MEMORY`ï¼šå†…å­˜ï¼Œå­˜æ”¾æ•°æ®æˆ–ç¨‹åº

##### (2)

CPU åŒ…å«é™¤ `MEMORY` ä¹‹å¤–çš„å…¶ä»–ä¸‰ä¸ªç»“æ„

å†…å­˜å³ä¸º `MEMORY`

##### (3)

è¾“å…¥è®¾å¤‡ï¼šé”®ç›˜ï¼Œé¼ æ ‡

è¾“å‡ºè®¾å¤‡ï¼šæ˜¾ç¤ºå™¨ï¼ŒéŸ³å“

### T4

ä»£ç å¦‚ä¸‹ï¼š

```verilog
module Reg(
	input clk,
	input reset,
	input [7:0] d,
	output reg [7:0] q
);
always @(negedge clk) begin
    if (reset)
        q <= 8'h12;
    else
        q <= d;
end
endmodule
```

è‹¥æ”¹ä¸ºå¼‚æ­¥å¤ä½ï¼Œåˆ™éœ€è¦æ”¹ä¸º `always@(negedge clk or posedge reset)`

#### å®éªŒé¢˜1

<img src="./hw1.assets/image-20230308221042902.png" alt="image-20230308221042902" style="zoom:80%;" />

#### æ€è€ƒé¢˜1

æ€è€ƒäº†ï¼Œæ²¡æ€è€ƒå‡ºæ¥ğŸ˜¢
