/*
 * Copyright (C) 2022 AXERA Technology Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __PINCTRL_AX620E_H__
#define __PINCTRL_AX620E_H__

#define AX_PULL_DOWN_BIT 6
#define AX_PULL_DOWN (1 << AX_PULL_DOWN_BIT)
#define AX_PULL_UP_BIT 7
#define AX_PULL_UP (1 << AX_PULL_UP_BIT)

#define AX_PULL_EN_BIT 6
#define AX_PULL_EN (1 << AX_PULL_EN_BIT)
#define AX_PULL_SE_BIT 7
#define AX_PULL_SE (1 << AX_PULL_SE_BIT)

#define AX_DRIVE_STRENGTH  0xf
#define AX_SCHMITT_ENABLE_BIT 4
#define AX_SCHMITT_ENABLE (1 << AX_SCHMITT_ENABLE_BIT)

#define FUNCTION_SELECT 16
#define FUNCTION_SELECT_BIT_CLEAR (0X7 << 16)
#define FUNCTION_MAX 551

enum ax620e_pin_base_offset {
	/******** G1 ********/
	VI_D0_OFFSET = 0xc,
	VI_D1_OFFSET = 0x18,
	VI_D2_OFFSET = 0x24,
	VI_D3_OFFSET = 0x30,
	VI_D4_OFFSET = 0x3c,
	VI_D5_OFFSET = 0x48,
	VI_D6_OFFSET = 0x54,
	VI_D7_OFFSET = 0x60,
	VI_D8_OFFSET = 0x6c,
	VI_D9_OFFSET = 0x78,
	VI_CLK0_OFFSET = 0x84,
	/******** G6 ********/
	I2C0_SCL_OFFSET = 0x400c,
	I2C0_SDA_OFFSET = 0x4018,
	I2C1_SCL_OFFSET = 0x4024,
	I2C1_SDA_OFFSET = 0x4030,
	UART0_TXD_OFFSET = 0x403c,
	UART0_RXD_OFFSET = 0x4048,
	UART1_TXD_OFFSET = 0x4054,
	UART1_RXD_OFFSET = 0x4060,
	UART2_TXD_OFFSET = 0x406c,
	UART2_RXD_OFFSET = 0x4078,
	UART3_TXD_OFFSET = 0x4084,
	UART3_RXD_OFFSET = 0x4090,
	/******** G8 ********/
	EMAC_PTP_PPS0_OFFSET = 0xe1f000c,
	EMAC_PTP_PPS1_OFFSET = 0xe1f0018,
	EMAC_PTP_PPS2_OFFSET = 0xe1f0024,
	EMAC_PTP_PPS3_OFFSET = 0xe1f0030,
	RGMII_MDCK_OFFSET = 0xe1f003c,
	RGMII_MDIO_OFFSET = 0xe1f0048,
	EPHY_CLK_OFFSET = 0xe1f0054,
	EPHY_RSTN_OFFSET = 0xe1f0060,
	EPHY_LED0_OFFSET = 0xe1f006c,
	EPHY_LED1_OFFSET = 0xe1f0078,
	RGMII_RXD0_OFFSET = 0xe1f0084,
	RGMII_RXD1_OFFSET = 0xe1f0090,
	RGMII_RXDV_OFFSET = 0xe1f009c,
	RGMII_RXCLK_OFFSET = 0xe1f00a8,
	RGMII_RXD2_OFFSET = 0xe1f00b4,
	RGMII_RXD3_OFFSET = 0xe1f00c0,
	RGMII_TXD0_OFFSET = 0xe1f00cc,
	RGMII_TXD1_OFFSET = 0xe1f00d8,
	RGMII_TXCLK_OFFSET = 0xe1f00e4,
	RGMII_TXEN_OFFSET = 0xe1f00f0,
	RGMII_TXD2_OFFSET = 0xe1f00fc,
	RGMII_TXD3_OFFSET = 0xe1f0108,
	/******** G9 ********/
	SD_DAT0_OFFSET = 0xe1f100c,
	SD_DAT1_OFFSET = 0xe1f1018,
	SD_CLK_OFFSET = 0xe1f1024,
	SD_CMD_OFFSET = 0xe1f1030,
	SD_DAT2_OFFSET = 0xe1f103c,
	SD_DAT3_OFFSET = 0xe1f1048,
	/******** G11 ********/
	EMMC_DAT5_OFFSET = 0x900c,
	EMMC_RESET_N_OFFSET = 0x9018,
	EMMC_DAT4_OFFSET = 0x9024,
	EMMC_DAT6_OFFSET = 0x9030,
	EMMC_DS_OFFSET = 0x903c,
	EMMC_DAT7_OFFSET = 0x9048,
	EMMC_DAT3_OFFSET = 0x9054,
	EMMC_DAT2_OFFSET = 0x9060,
	EMMC_CLK_OFFSET = 0x906c,
	EMMC_DAT0_OFFSET = 0x9078,
	EMMC_CMD_OFFSET = 0x9084,
	EMMC_DAT1_OFFSET = 0x9090,
	/******** G12 ********/
	SDIO_DAT0_OFFSET = 0xe1f200c,
	SDIO_DAT1_OFFSET = 0xe1f2018,
	SDIO_CLK_OFFSET = 0xe1f2024,
	SDIO_CMD_OFFSET = 0xe1f2030,
	SDIO_DAT2_OFFSET = 0xe1f203c,
	SDIO_DAT3_OFFSET = 0xe1f2048,
	/******** DPHYTX ********/
	CDTX_L0N_OFFSET = 0xa00c,
	CDTX_L0P_OFFSET = 0xa018,
	CDTX_L1N_OFFSET = 0xa024,
	CDTX_L1P_OFFSET = 0xa030,
	CDTX_L2N_OFFSET = 0xa03c,
	CDTX_L2P_OFFSET = 0xa048,
	CDTX_L3N_OFFSET = 0xa054,
	CDTX_L3P_OFFSET = 0xa060,
	CDTX_L4N_OFFSET = 0xa06c,
	CDTX_L4P_OFFSET = 0xa078,
	/******** G2 ********/
	THM_AIN3_OFFSET = 0x100c,
	THM_AIN2_OFFSET = 0x1018,
	THM_AIN1_OFFSET = 0x1024,
	THM_AIN0_OFFSET = 0x1030,
	/******** G5 ********/
	SD_PWR_SW_OFFSET = 0x200c,
	GPIO3_A1_OFFSET = 0x2018,
	GPIO3_A2_OFFSET = 0x2024,
	GPIO3_A3_OFFSET = 0x2030,
	BOND0_OFFSET = 0x2048,
	BOND1_OFFSET = 0x2054,
	EMMC_PWR_EN_OFFSET = 0x2060,
	BOND2_OFFSET = 0x206c,
	SYS_RSTN_OUT_OFFSET = 0x2078,
	TMS_OFFSET = 0x2090,
	TCK_OFFSET = 0x209c,
	SD_PWR_EN_OFFSET = 0x20a8,
	/******** G7 ********/
	MICP_L_D_OFFSET = 0x500c,
	MICN_L_D_OFFSET = 0x5018,
	MICN_R_D_OFFSET = 0x5024,
	MICP_R_D_OFFSET = 0x5030,
	/******** DPHYRX ********/
	CDRX_L0N_OFFSET = 0x300c,
	CDRX_L0P_OFFSET = 0x3018,
	CDRX_L1N_OFFSET = 0x3024,
	CDRX_L1P_OFFSET = 0x3030,
	CDRX_L2N_OFFSET = 0x303c,
	CDRX_L2P_OFFSET = 0x3048,
	CDRX_L3N_OFFSET = 0x3054,
	CDRX_L3P_OFFSET = 0x3060,
	CDRX_L4N_OFFSET = 0x306c,
	CDRX_L4P_OFFSET = 0x3078,
	CDRX_L5N_OFFSET = 0x3084,
	CDRX_L5P_OFFSET = 0x3090,
};

enum ax620e_pin {
	/******** G1 ********/
	VI_D0 = 0,
	VI_D1 = 1,
	VI_D2 = 2,
	VI_D3 = 3,
	VI_D4 = 4,
	VI_D5 = 5,
	VI_D6 = 6,
	VI_D7 = 7,
	VI_D8 = 8,
	VI_D9 = 9,
	VI_CLK0 = 10,
	/******** G6 ********/
	I2C0_SCL = 11,
	I2C0_SDA = 12,
	I2C1_SCL = 13,
	I2C1_SDA = 14,
	UART0_TXD = 15,
	UART0_RXD = 16,
	UART1_TXD = 17,
	UART1_RXD = 18,
	UART2_TXD = 19,
	UART2_RXD = 20,
	UART3_TXD = 21,
	UART3_RXD = 22,
	/******** G8 ********/
	EMAC_PTP_PPS0 = 23,
	EMAC_PTP_PPS1 = 24,
	EMAC_PTP_PPS2 = 25,
	EMAC_PTP_PPS3 = 26,
	RGMII_MDCK = 27,
	RGMII_MDIO = 28,
	EPHY_CLK = 29,
	EPHY_RSTN = 30,
	EPHY_LED0 = 31,
	EPHY_LED1 = 32,
	RGMII_RXD0 = 33,
	RGMII_RXD1 = 34,
	RGMII_RXDV = 35,
	RGMII_RXCLK = 36,
	RGMII_RXD2 = 37,
	RGMII_RXD3 = 38,
	RGMII_TXD0 = 39,
	RGMII_TXD1 = 40,
	RGMII_TXCLK = 41,
	RGMII_TXEN = 42,
	RGMII_TXD2 = 43,
	RGMII_TXD3 = 44,
	/******** G9 ********/
	SD_DAT0 = 45,
	SD_DAT1 = 46,
	SD_CLK = 47,
	SD_CMD = 48,
	SD_DAT2 = 49,
	SD_DAT3 = 50,
	/******** G11 ********/
	EMMC_DAT5 = 51,
	EMMC_RESET_N = 52,
	EMMC_DAT4 = 53,
	EMMC_DAT6 = 54,
	EMMC_DS = 55,
	EMMC_DAT7 = 56,
	EMMC_DAT3 = 57,
	EMMC_DAT2 = 58,
	EMMC_CLK = 59,
	EMMC_DAT0 = 60,
	EMMC_CMD = 61,
	EMMC_DAT1 = 62,
	/******** G12 ********/
	SDIO_DAT0 = 63,
	SDIO_DAT1 = 64,
	SDIO_CLK = 65,
	SDIO_CMD = 66,
	SDIO_DAT2 = 67,
	SDIO_DAT3 = 68,
	/******** DPHYTX ********/
	CDTX_L0N = 69,
	CDTX_L0P = 70,
	CDTX_L1N = 71,
	CDTX_L1P = 72,
	CDTX_L2N = 73,
	CDTX_L2P = 74,
	CDTX_L3N = 75,
	CDTX_L3P = 76,
	CDTX_L4N = 77,
	CDTX_L4P = 78,
	/******** G2 ********/
	THM_AIN3 = 79,
	THM_AIN2 = 80,
	THM_AIN1 = 81,
	THM_AIN0 = 82,
	/******** G5 ********/
	SD_PWR_SW = 83,
	GPIO3_A1 = 84,
	GPIO3_A2 = 85,
	GPIO3_A3 = 86,
	BOND0 = 87,
	BOND1 = 88,
	EMMC_PWR_EN = 89,
	BOND2 = 90,
	SYS_RSTN_OUT = 91,
	TMS = 92,
	TCK = 93,
	SD_PWR_EN = 94,
	/******** G7 ********/
	MICP_L_D = 95,
	MICN_L_D = 96,
	MICN_R_D = 97,
	MICP_R_D = 98,
	/******** DPHYRX ********/
	CDRX_L0N = 99,
	CDRX_L0P = 100,
	CDRX_L1N = 101,
	CDRX_L1P = 102,
	CDRX_L2N = 103,
	CDRX_L2P = 104,
	CDRX_L3N = 105,
	CDRX_L3P = 106,
	CDRX_L4N = 107,
	CDRX_L4P = 108,
	CDRX_L5N = 109,
	CDRX_L5P = 110,
};

#define SECOND_OFFSET (EMAC_PTP_PPS0_OFFSET - 0xc)
#endif /* __PINCTRL_AX620E_H */