# This is the pre-tuned parameters for x86 cpu backends
# TVM downloaded this during compilation
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 3, 224, 224], "float32"], ["TENSOR", [64, 3, 7, 7], "float32"], 3, [7, 7], [1, 1], [2, 2], [3, 3], "NCHW", "float32"], {}, ["conv2d", [1, 3, 224, 224, "float32"], [64, 3, 7, 7, "float32"], [2, 2], [3, 3], [1, 1], "NCHW", "float32"], {"i": 193, "c": null, "e": [["tile_ic", "sp", [1, 3]], ["tile_oc", "sp", [2, 32]], ["tile_ow", "sp", [14, 8]], ["unroll_kw", "ot", false]], "t": "direct"}], "r": [[9.593498664366054e-05], 0, 1.757516860961914, 1539972731.352305], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 56, 56], "float32"], ["TENSOR", [64, 64, 3, 3], "float32"], 64, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 64, 56, 56, "float32"], [64, 64, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 188, "c": null, "e": [["tile_ic", "sp", [1, 64]], ["tile_oc", "sp", [2, 32]], ["tile_ow", "sp", [8, 7]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.00010744781060336864], 0, 1.8370168209075928, 1539973676.429802], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 56, 56], "float32"], ["TENSOR", [128, 64, 3, 3], "float32"], 64, [3, 3], [1, 1], [2, 2], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 64, 56, 56, "float32"], [128, 64, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {"i": 495, "c": null, "e": [["tile_ic", "sp", [2, 32]], ["tile_oc", "sp", [2, 64]], ["tile_ow", "sp", [7, 4]], ["unroll_kw", "ot", false]], "t": "direct"}], "r": [[6.852437358421629e-05], 0, 1.8900108337402344, 1539977698.334897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 128, 28, 28], "float32"], ["TENSOR", [128, 128, 3, 3], "float32"], 128, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 128, 28, 28, "float32"], [128, 128, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 239, "c": null, "e": [["tile_ic", "sp", [1, 128]], ["tile_oc", "sp", [4, 32]], ["tile_ow", "sp", [4, 7]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.00010683240644979976], 0, 1.865980863571167, 1539979230.192015], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 56, 56], "float32"], ["TENSOR", [128, 64, 1, 1], "float32"], 64, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 64, 56, 56, "float32"], [128, 64, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 150, "c": null, "e": [["tile_ic", "sp", [8, 8]], ["tile_oc", "sp", [4, 32]], ["tile_ow", "sp", [7, 4]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[8.222695330864508e-06], 0, 1.7583732604980469, 1539981805.41352], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 128, 28, 28], "float32"], ["TENSOR", [256, 128, 3, 3], "float32"], 128, [3, 3], [1, 1], [2, 2], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 128, 28, 28, "float32"], [256, 128, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {"i": 187, "c": null, "e": [["tile_ic", "sp", [16, 8]], ["tile_oc", "sp", [8, 32]], ["tile_ow", "sp", [2, 7]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[7.549992904866374e-05], 0, 1.856626033782959, 1539984346.036465], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 14, 14], "float32"], ["TENSOR", [256, 256, 3, 3], "float32"], 256, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 256, 14, 14, "float32"], [256, 256, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 286, "c": null, "e": [["tile_ic", "sp", [2, 128]], ["tile_oc", "sp", [16, 16]], ["tile_ow", "sp", [1, 14]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.00010246439861891545], 0, 1.779444932937622, 1539986711.316014], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 128, 28, 28], "float32"], ["TENSOR", [256, 128, 1, 1], "float32"], 128, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 128, 28, 28, "float32"], [256, 128, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 254, "c": null, "e": [["tile_ic", "sp", [2, 64]], ["tile_oc", "sp", [16, 16]], ["tile_ow", "sp", [1, 14]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[8.277236858267802e-06], 0, 1.7102108001708984, 1539989175.203518], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 14, 14], "float32"], ["TENSOR", [512, 256, 3, 3], "float32"], 256, [3, 3], [1, 1], [2, 2], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 256, 14, 14, "float32"], [512, 256, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {"i": 138, "c": null, "e": [["tile_ic", "sp", [32, 8]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [1, 7]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[6.816724942129629e-05], 0, 1.8310739994049072, 1539990733.919143], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 7, 7], "float32"], ["TENSOR", [512, 512, 3, 3], "float32"], 512, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 512, 7, 7, "float32"], [512, 512, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 159, "c": null, "e": [["tile_ic", "sp", [1, 512]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [1, 7]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.00010893187318711152], 0, 1.835953712463379, 1539992246.593129], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 14, 14], "float32"], ["TENSOR", [512, 256, 1, 1], "float32"], 256, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 256, 14, 14, "float32"], [512, 256, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 142, "c": null, "e": [["tile_ic", "sp", [2, 128]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [1, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[7.905795535469734e-06], 0, 1.7315289974212646, 1539993617.650871], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 56, 56], "float32"], ["TENSOR", [64, 64, 1, 1], "float32"], 64, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 64, 56, 56, "float32"], [64, 64, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 277, "c": null, "e": [["tile_ic", "sp", [4, 16]], ["tile_oc", "sp", [4, 16]], ["tile_ow", "sp", [4, 14]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[1.4359497906078085e-05], 0, 1.7621099948883057, 1539995419.734591], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 56, 56], "float32"], ["TENSOR", [256, 64, 1, 1], "float32"], 64, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 64, 56, 56, "float32"], [256, 64, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 226, "c": null, "e": [["tile_ic", "sp", [16, 4]], ["tile_oc", "sp", [8, 32]], ["tile_ow", "sp", [8, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[4.07774573714163e-05], 0, 1.7544150352478027, 1539998219.246288], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 56, 56], "float32"], ["TENSOR", [64, 256, 1, 1], "float32"], 256, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 256, 56, 56, "float32"], [64, 256, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 242, "c": null, "e": [["tile_ic", "sp", [1, 256]], ["tile_oc", "sp", [2, 32]], ["tile_ow", "sp", [8, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[4.6047617620902204e-05], 0, 1.722001075744629, 1540002074.797138], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 56, 56], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 256, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 256, 56, 56, "float32"], [128, 256, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 269, "c": null, "e": [["tile_ic", "sp", [1, 256]], ["tile_oc", "sp", [4, 32]], ["tile_ow", "sp", [4, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[2.4521367225544987e-05], 0, 1.7447543144226074, 1540006073.269457], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 56, 56], "float32"], ["TENSOR", [512, 256, 1, 1], "float32"], 256, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 256, 56, 56, "float32"], [512, 256, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 242, "c": null, "e": [["tile_ic", "sp", [1, 256]], ["tile_oc", "sp", [8, 64]], ["tile_ow", "sp", [7, 4]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[8.131715810106869e-05], 0, 1.8131818771362305, 1540009214.694244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 128, 28, 28], "float32"], ["TENSOR", [512, 128, 1, 1], "float32"], 128, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 128, 28, 28, "float32"], [512, 128, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 282, "c": null, "e": [["tile_ic", "sp", [32, 4]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [4, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[3.908407326016785e-05], 0, 1.748594045639038, 1540013706.932895], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 28, 28], "float32"], ["TENSOR", [128, 512, 1, 1], "float32"], 512, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 512, 28, 28, "float32"], [128, 512, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 229, "c": null, "e": [["tile_ic", "sp", [1, 512]], ["tile_oc", "sp", [2, 64]], ["tile_ow", "sp", [7, 4]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[4.534370516772439e-05], 0, 1.7406606674194336, 1540017244.192], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 28, 28], "float32"], ["TENSOR", [256, 512, 1, 1], "float32"], 512, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 512, 28, 28, "float32"], [256, 512, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 516, "c": null, "e": [["tile_ic", "sp", [8, 64]], ["tile_oc", "sp", [4, 64]], ["tile_ow", "sp", [7, 2]], ["tile_oh", "ot", 2]], "t": "direct"}], "r": [[2.432998616847254e-05], 0, 1.807185173034668, 1540021915.773611], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 28, 28], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 512, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 512, 28, 28, "float32"], [1024, 512, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 619, "c": null, "e": [["tile_ic", "sp", [1, 512]], ["tile_oc", "sp", [16, 64]], ["tile_ow", "sp", [7, 2]], ["tile_oh", "ot", 2]], "t": "direct"}], "r": [[8.155547621116662e-05], 0, 1.7472450733184814, 1540025108.414307], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 14, 14], "float32"], ["TENSOR", [1024, 256, 1, 1], "float32"], 256, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 256, 14, 14, "float32"], [1024, 256, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 557, "c": null, "e": [["tile_ic", "sp", [1, 256]], ["tile_oc", "sp", [16, 64]], ["tile_ow", "sp", [7, 2]], ["tile_oh", "ot", 2]], "t": "direct"}], "r": [[4.1687238674217186e-05], 0, 1.7590789794921875, 1540028214.692406], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 1024, 14, 14], "float32"], ["TENSOR", [256, 1024, 1, 1], "float32"], 1024, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 1024, 14, 14, "float32"], [256, 1024, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 570, "c": null, "e": [["tile_ic", "sp", [2, 512]], ["tile_oc", "sp", [4, 64]], ["tile_ow", "sp", [7, 2]], ["tile_oh", "ot", 2]], "t": "direct"}], "r": [[4.530519354935855e-05], 0, 1.746246099472046, 1540031210.351891], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 1024, 14, 14], "float32"], ["TENSOR", [512, 1024, 1, 1], "float32"], 1024, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 1024, 14, 14, "float32"], [512, 1024, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 174, "c": null, "e": [["tile_ic", "sp", [2, 512]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [1, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[2.421446625076374e-05], 0, 1.7244501113891602, 1540032726.982191], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 1024, 14, 14], "float32"], ["TENSOR", [2048, 1024, 1, 1], "float32"], 1024, [1, 1], [1, 1], [2, 2], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 1024, 14, 14, "float32"], [2048, 1024, 1, 1, "float32"], [2, 2], [0, 0], [1, 1], "NCHW", "float32"], {"i": 197, "c": null, "e": [["tile_ic", "sp", [1, 1024]], ["tile_oc", "sp", [64, 32]], ["tile_ow", "sp", [1, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[8.465290825945461e-05], 0, 1.730644702911377, 1540034584.134291], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 7, 7], "float32"], ["TENSOR", [2048, 512, 1, 1], "float32"], 512, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 512, 7, 7, "float32"], [2048, 512, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 172, "c": null, "e": [["tile_ic", "sp", [128, 4]], ["tile_oc", "sp", [64, 32]], ["tile_ow", "sp", [1, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[3.680848910031632e-05], 0, 1.7515320777893066, 1540036520.330681], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 2048, 7, 7], "float32"], ["TENSOR", [512, 2048, 1, 1], "float32"], 2048, [1, 1], [1, 1], [1, 1], [0, 0], "NCHW", "float32"], {}, ["conv2d", [1, 2048, 7, 7, "float32"], [512, 2048, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 182, "c": null, "e": [["tile_ic", "sp", [512, 4]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [1, 7]], ["tile_oh", "ot", 1]], "t": "direct"}], "r": [[4.4142776313091365e-05], 0, 1.7194340229034424, 1540038493.592331], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 3, 224, 224], "float32"], ["TENSOR", [64, 3, 3, 3], "float32"], 3, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 3, 224, 224, "float32"], [64, 3, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 207, "c": null, "e": [["tile_ic", "sp", [1, 3]], ["tile_oc", "sp", [2, 32]], ["tile_ow", "sp", [28, 8]], ["unroll_kw", "ot", false]], "t": "direct"}], "r": [[8.47702540835868e-05], 0, 1.8686389923095703, 1540040412.408808], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 224, 224], "float32"], ["TENSOR", [64, 64, 3, 3], "float32"], 64, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 64, 224, 224, "float32"], [64, 64, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 235, "c": null, "e": [["tile_ic", "sp", [4, 16]], ["tile_oc", "sp", [2, 32]], ["tile_ow", "sp", [28, 8]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.001412855747883349], 0, 1.8411178588867188, 1540041638.783912], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 64, 112, 112], "float32"], ["TENSOR", [128, 64, 3, 3], "float32"], 64, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 64, 112, 112, "float32"], [128, 64, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 159, "c": null, "e": [["tile_ic", "sp", [2, 32]], ["tile_oc", "sp", [2, 64]], ["tile_ow", "sp", [28, 4]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0006739289306177261], 0, 1.8486731052398682, 1540045174.519797], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 128, 112, 112], "float32"], ["TENSOR", [128, 128, 3, 3], "float32"], 128, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 128, 112, 112, "float32"], [128, 128, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 182, "c": null, "e": [["tile_ic", "sp", [2, 64]], ["tile_oc", "sp", [2, 64]], ["tile_ow", "sp", [28, 4]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0013412430991957104], 0, 1.835054874420166, 1540049211.491104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 128, 56, 56], "float32"], ["TENSOR", [256, 128, 3, 3], "float32"], 128, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 128, 56, 56, "float32"], [256, 128, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 333, "c": null, "e": [["tile_ic", "sp", [4, 32]], ["tile_oc", "sp", [8, 32]], ["tile_ow", "sp", [7, 8]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0006682864269813001], 0, 1.852268934249878, 1540054074.897518], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 56, 56], "float32"], ["TENSOR", [256, 256, 3, 3], "float32"], 256, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 256, 56, 56, "float32"], [256, 256, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 377, "c": null, "e": [["tile_ic", "sp", [1, 256]], ["tile_oc", "sp", [8, 32]], ["tile_ow", "sp", [7, 8]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0013089518926701572], 0, 1.80479097366333, 1540058856.402809], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 256, 28, 28], "float32"], ["TENSOR", [512, 256, 3, 3], "float32"], 256, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 256, 28, 28, "float32"], [512, 256, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 323, "c": null, "e": [["tile_ic", "sp", [1, 256]], ["tile_oc", "sp", [16, 32]], ["tile_ow", "sp", [4, 7]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0006427144664401019], 0, 1.8250648975372314, 1540063683.795017], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 28, 28], "float32"], ["TENSOR", [512, 512, 3, 3], "float32"], 512, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 512, 28, 28, "float32"], [512, 512, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 449, "c": null, "e": [["tile_ic", "sp", [1, 512]], ["tile_oc", "sp", [32, 16]], ["tile_ow", "sp", [2, 14]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0012976117428817947], 0, 1.8048770427703857, 1540068567.037249], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d", [["TENSOR", [1, 512, 14, 14], "float32"], ["TENSOR", [512, 512, 3, 3], "float32"], 512, [3, 3], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 512, 14, 14, "float32"], [512, 512, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "NCHW", "float32"], {"i": 349, "c": null, "e": [["tile_ic", "sp", [1, 512]], ["tile_oc", "sp", [32, 16]], ["tile_ow", "sp", [1, 14]], ["unroll_kw", "ot", true]], "t": "direct"}], "r": [[0.0003379903061087491], 0, 1.8336749076843262, 1540072952.345631], "v": 0.1}
