#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 24 13:13:12 2025
# Process ID: 11836
# Current directory: D:/Thesis/auto_scripts/generation
# Command line: vivado.exe -mode batch -source D:\\Thesis\\auto_scripts\\generation\\vi.tcl
# Log file: D:/Thesis/auto_scripts/generation/vivado.log
# Journal file: D:/Thesis/auto_scripts/generation\vivado.jou
# Running On: DESKTOP-4VU606L, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17002 MB
#-----------------------------------------------------------
source {D:\\Thesis\\auto_scripts\\generation\\vi.tcl}
# open_project "D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.xpr"
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 527.027 ; gain = 230.863
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2023/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -d SIMULATION -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.gen/sources_1/ip/output_buffer_ip/sim/output_buffer_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_buffer_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_calc
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:24]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:32]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:42]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:51]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:59]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:67]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:77]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:86]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:94]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:102]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:112]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:121]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:130]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:138]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:149]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:158]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:166]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:174]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:184]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:193]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:201]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:209]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:219]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:228]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:236]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:244]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:254]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:263]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_12_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_12_rows_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_4_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_4_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_8_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_8_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/ci_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ci_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/interpolation_module/interpolation_R_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_R_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/output_module/joint_histogram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/output_module/joint_histogram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/output_module/joint_histogram_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/line_buffer/line_buffer_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_3x3_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_5x5_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_7x7_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/median_processing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_processing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/memory_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/R2/mrelbp_ci_r2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/R4/mrelbp_ci_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/R6/mrelbp_ci_r6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/ni.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ni
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/ni_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ni_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module node
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/preparation_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preparation_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R2/r2_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/r2_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_nird
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R2/r2_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R2/r2_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_sum
ERROR: [VRFC 10-4982] syntax error near '@' [D:/Thesis/src/modules/common/R2/r2_sum.v:201]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/Thesis/src/modules/common/R2/r2_sum.v:210]
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/Thesis/src/modules/common/R2/r2_sum.v:220]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [D:/Thesis/src/modules/common/R2/r2_sum.v:220]
ERROR: [VRFC 10-2989] 'central_6' is not declared [D:/Thesis/src/modules/common/R2/r2_sum.v:219]
ERROR: [VRFC 10-8530] module 'r2_sum' is ignored due to previous errors [D:/Thesis/src/modules/common/R2/r2_sum.v:1]
"xvhdl --incr --relax -prj top_module_tb_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 527.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 527.027 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "D:\\Thesis\\auto_scripts\\generation\\vi.tcl" line 2)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 24 13:13:42 2025...
