============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 19:34:10 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.174187s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (39.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 206 MB, peak memory is 235 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1096 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5798 instances
RUN-0007 : 2072 luts, 2828 seqs, 548 mslices, 294 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7490 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5694 nets have 2 pins
RUN-1001 : 1367 nets have [3 - 5] pins
RUN-1001 : 171 nets have [6 - 10] pins
RUN-1001 : 136 nets have [11 - 20] pins
RUN-1001 : 105 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     728     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     88      
RUN-1001 :   Yes  |  No   |  Yes  |    1875     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  57   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5796 instances, 2072 luts, 2828 seqs, 842 slices, 138 macros(842 instances: 548 mslices 294 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1979 pins
PHY-0007 : Cell area utilization is 64%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 975166
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 64%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 650915, overlap = 87.2188
PHY-3002 : Step(2): len = 606531, overlap = 123.906
PHY-3002 : Step(3): len = 416922, overlap = 146.469
PHY-3002 : Step(4): len = 374327, overlap = 178.062
PHY-3002 : Step(5): len = 329772, overlap = 201
PHY-3002 : Step(6): len = 285607, overlap = 208.281
PHY-3002 : Step(7): len = 262481, overlap = 226.656
PHY-3002 : Step(8): len = 242792, overlap = 247
PHY-3002 : Step(9): len = 221611, overlap = 258.156
PHY-3002 : Step(10): len = 199238, overlap = 306.125
PHY-3002 : Step(11): len = 187696, overlap = 310.406
PHY-3002 : Step(12): len = 165729, overlap = 324.281
PHY-3002 : Step(13): len = 161973, overlap = 326.969
PHY-3002 : Step(14): len = 154474, overlap = 331.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.93948e-06
PHY-3002 : Step(15): len = 159735, overlap = 315.844
PHY-3002 : Step(16): len = 162094, overlap = 314.312
PHY-3002 : Step(17): len = 161573, overlap = 289.75
PHY-3002 : Step(18): len = 164791, overlap = 276.344
PHY-3002 : Step(19): len = 169817, overlap = 241.75
PHY-3002 : Step(20): len = 165200, overlap = 230.688
PHY-3002 : Step(21): len = 164545, overlap = 225.594
PHY-3002 : Step(22): len = 163956, overlap = 218.375
PHY-3002 : Step(23): len = 160663, overlap = 210.312
PHY-3002 : Step(24): len = 154213, overlap = 206.719
PHY-3002 : Step(25): len = 152698, overlap = 210.125
PHY-3002 : Step(26): len = 149047, overlap = 203.281
PHY-3002 : Step(27): len = 147854, overlap = 202.812
PHY-3002 : Step(28): len = 145194, overlap = 202.125
PHY-3002 : Step(29): len = 141918, overlap = 200.656
PHY-3002 : Step(30): len = 141514, overlap = 204.125
PHY-3002 : Step(31): len = 139896, overlap = 204
PHY-3002 : Step(32): len = 138740, overlap = 211.906
PHY-3002 : Step(33): len = 136509, overlap = 209.219
PHY-3002 : Step(34): len = 134880, overlap = 204.469
PHY-3002 : Step(35): len = 133975, overlap = 206.438
PHY-3002 : Step(36): len = 133548, overlap = 206.438
PHY-3002 : Step(37): len = 132626, overlap = 211.094
PHY-3002 : Step(38): len = 131789, overlap = 204.312
PHY-3002 : Step(39): len = 130916, overlap = 202.875
PHY-3002 : Step(40): len = 131199, overlap = 201.25
PHY-3002 : Step(41): len = 130382, overlap = 206.625
PHY-3002 : Step(42): len = 130264, overlap = 217.469
PHY-3002 : Step(43): len = 129648, overlap = 213.094
PHY-3002 : Step(44): len = 129534, overlap = 208.938
PHY-3002 : Step(45): len = 129787, overlap = 205.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.3879e-05
PHY-3002 : Step(46): len = 129434, overlap = 203.25
PHY-3002 : Step(47): len = 129702, overlap = 202.781
PHY-3002 : Step(48): len = 130018, overlap = 201.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.24561e-05
PHY-3002 : Step(49): len = 131196, overlap = 200.625
PHY-3002 : Step(50): len = 131790, overlap = 199.906
PHY-3002 : Step(51): len = 136446, overlap = 195.5
PHY-3002 : Step(52): len = 139890, overlap = 190.406
PHY-3002 : Step(53): len = 139404, overlap = 180.219
PHY-3002 : Step(54): len = 141225, overlap = 167.375
PHY-3002 : Step(55): len = 141469, overlap = 157.938
PHY-3002 : Step(56): len = 142430, overlap = 150.594
PHY-3002 : Step(57): len = 142983, overlap = 139.469
PHY-3002 : Step(58): len = 143088, overlap = 134.281
PHY-3002 : Step(59): len = 143515, overlap = 133.469
PHY-3002 : Step(60): len = 143830, overlap = 132.25
PHY-3002 : Step(61): len = 143034, overlap = 132.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.49123e-05
PHY-3002 : Step(62): len = 144656, overlap = 131.438
PHY-3002 : Step(63): len = 144801, overlap = 130.969
PHY-3002 : Step(64): len = 146012, overlap = 129.906
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011058s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 70%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7490.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 206176, over cnt = 982(8%), over = 5784, worst = 33
PHY-1001 : End global iterations;  0.475752s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.1%)

PHY-1001 : Congestion index: top1 = 112.99, top5 = 88.36, top10 = 75.14, top15 = 67.42.
PHY-3001 : End congestion estimation;  0.554647s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (36.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.499e-06
PHY-3002 : Step(65): len = 166682, overlap = 156
PHY-3002 : Step(66): len = 165768, overlap = 160.75
PHY-3002 : Step(67): len = 154992, overlap = 183.375
PHY-3002 : Step(68): len = 151286, overlap = 188.938
PHY-3002 : Step(69): len = 140947, overlap = 245.188
PHY-3002 : Step(70): len = 136906, overlap = 254.844
PHY-3002 : Step(71): len = 130463, overlap = 256.219
PHY-3002 : Step(72): len = 126994, overlap = 258.812
PHY-3002 : Step(73): len = 125379, overlap = 256.25
PHY-3002 : Step(74): len = 123375, overlap = 259.594
PHY-3002 : Step(75): len = 122357, overlap = 262.875
PHY-3002 : Step(76): len = 121216, overlap = 266.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.99801e-06
PHY-3002 : Step(77): len = 120905, overlap = 267.5
PHY-3002 : Step(78): len = 121789, overlap = 266.094
PHY-3002 : Step(79): len = 122881, overlap = 266
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.56194e-06
PHY-3002 : Step(80): len = 125228, overlap = 253.781
PHY-3002 : Step(81): len = 128022, overlap = 241.094
PHY-3002 : Step(82): len = 136265, overlap = 203.875
PHY-3002 : Step(83): len = 137739, overlap = 179.625
PHY-3002 : Step(84): len = 135858, overlap = 179.062
PHY-3002 : Step(85): len = 136171, overlap = 181.062
PHY-3002 : Step(86): len = 134116, overlap = 171.875
PHY-3002 : Step(87): len = 134138, overlap = 169.406
PHY-3002 : Step(88): len = 133598, overlap = 179.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.71239e-05
PHY-3002 : Step(89): len = 135195, overlap = 175.25
PHY-3002 : Step(90): len = 137061, overlap = 158.75
PHY-3002 : Step(91): len = 140395, overlap = 147.281
PHY-3002 : Step(92): len = 141645, overlap = 146.031
PHY-3002 : Step(93): len = 141784, overlap = 145.344
PHY-3002 : Step(94): len = 142485, overlap = 143.938
PHY-3002 : Step(95): len = 141420, overlap = 136
PHY-3002 : Step(96): len = 141920, overlap = 131.094
PHY-3002 : Step(97): len = 140491, overlap = 132.531
PHY-3002 : Step(98): len = 140796, overlap = 132.625
PHY-3002 : Step(99): len = 141035, overlap = 139.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.42478e-05
PHY-3002 : Step(100): len = 142577, overlap = 131.406
PHY-3002 : Step(101): len = 145665, overlap = 128.344
PHY-3002 : Step(102): len = 149458, overlap = 116.188
PHY-3002 : Step(103): len = 150425, overlap = 115.156
PHY-3002 : Step(104): len = 151154, overlap = 112.219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.84956e-05
PHY-3002 : Step(105): len = 153275, overlap = 102.438
PHY-3002 : Step(106): len = 158940, overlap = 90.4688
PHY-3002 : Step(107): len = 163685, overlap = 68.3438
PHY-3002 : Step(108): len = 163254, overlap = 66.3438
PHY-3002 : Step(109): len = 161966, overlap = 69.4375
PHY-3002 : Step(110): len = 161457, overlap = 65.8438
PHY-3002 : Step(111): len = 161160, overlap = 66.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000136991
PHY-3002 : Step(112): len = 164393, overlap = 63.2812
PHY-3002 : Step(113): len = 167611, overlap = 66.0938
PHY-3002 : Step(114): len = 169328, overlap = 65.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000273982
PHY-3002 : Step(115): len = 170565, overlap = 58.0938
PHY-3002 : Step(116): len = 175483, overlap = 49.4688
PHY-3002 : Step(117): len = 180060, overlap = 39.7188
PHY-3002 : Step(118): len = 181081, overlap = 35.8125
PHY-3002 : Step(119): len = 181891, overlap = 40.5312
PHY-3002 : Step(120): len = 183283, overlap = 39.6562
PHY-3002 : Step(121): len = 182704, overlap = 38.0938
PHY-3002 : Step(122): len = 182127, overlap = 39.8125
PHY-3002 : Step(123): len = 181589, overlap = 41.5625
PHY-3002 : Step(124): len = 181123, overlap = 35.9375
PHY-3002 : Step(125): len = 180361, overlap = 37.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000514432
PHY-3002 : Step(126): len = 181582, overlap = 36.125
PHY-3002 : Step(127): len = 183984, overlap = 36.5312
PHY-3002 : Step(128): len = 186279, overlap = 36.4375
PHY-3002 : Step(129): len = 187714, overlap = 34.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000998016
PHY-3002 : Step(130): len = 188341, overlap = 32.9062
PHY-3002 : Step(131): len = 189691, overlap = 33.6875
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 70%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 24/7490.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 223992, over cnt = 1134(10%), over = 5517, worst = 26
PHY-1001 : End global iterations;  0.523157s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (47.8%)

PHY-1001 : Congestion index: top1 = 91.46, top5 = 72.92, top10 = 64.50, top15 = 59.38.
PHY-3001 : End congestion estimation;  0.606607s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (51.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.29116e-05
PHY-3002 : Step(132): len = 187651, overlap = 181.031
PHY-3002 : Step(133): len = 183732, overlap = 154.188
PHY-3002 : Step(134): len = 176197, overlap = 145.156
PHY-3002 : Step(135): len = 175368, overlap = 145.844
PHY-3002 : Step(136): len = 172412, overlap = 150.25
PHY-3002 : Step(137): len = 167771, overlap = 168.75
PHY-3002 : Step(138): len = 165303, overlap = 165.656
PHY-3002 : Step(139): len = 163867, overlap = 161.719
PHY-3002 : Step(140): len = 161428, overlap = 162.5
PHY-3002 : Step(141): len = 159702, overlap = 162.188
PHY-3002 : Step(142): len = 158273, overlap = 159.344
PHY-3002 : Step(143): len = 156652, overlap = 165.094
PHY-3002 : Step(144): len = 156154, overlap = 167.312
PHY-3002 : Step(145): len = 154687, overlap = 170.281
PHY-3002 : Step(146): len = 154187, overlap = 167
PHY-3002 : Step(147): len = 154320, overlap = 163.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125823
PHY-3002 : Step(148): len = 156437, overlap = 159.969
PHY-3002 : Step(149): len = 158033, overlap = 151.656
PHY-3002 : Step(150): len = 159239, overlap = 144.906
PHY-3002 : Step(151): len = 160053, overlap = 139.844
PHY-3002 : Step(152): len = 160919, overlap = 135.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251646
PHY-3002 : Step(153): len = 162355, overlap = 138.125
PHY-3002 : Step(154): len = 163934, overlap = 134.938
PHY-3002 : Step(155): len = 165807, overlap = 129.812
PHY-3002 : Step(156): len = 167247, overlap = 125.531
PHY-3002 : Step(157): len = 167725, overlap = 115.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000454106
PHY-3002 : Step(158): len = 168410, overlap = 116.25
PHY-3002 : Step(159): len = 169668, overlap = 111.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 111.38 peak overflow 1.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 187/7490.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 211136, over cnt = 1211(10%), over = 5029, worst = 35
PHY-1001 : End global iterations;  0.530636s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 90.07, top5 = 71.03, top10 = 62.63, top15 = 57.66.
PHY-1001 : End incremental global routing;  0.608029s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (48.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29949, tnet num: 7488, tinst num: 5796, tnode num: 40484, tedge num: 51044.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.591070s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (23.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.329142s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (37.6%)

OPT-1001 : Current memory(MB): used = 334, reserve = 310, peak = 334.
OPT-1001 : End physical optimization;  1.387483s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (38.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2072 LUT to BLE ...
SYN-4008 : Packed 2072 LUT and 609 SEQ to BLE.
SYN-4003 : Packing 2219 remaining SEQ's ...
SYN-4005 : Packed 1352 SEQ with LUT/SLICE
SYN-4006 : 297 single LUT's are left
SYN-4006 : 867 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2939/3907 primitive instances ...
PHY-3001 : End packing;  0.386018s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2552 instances
RUN-1001 : 1248 mslices, 1248 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6921 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5109 nets have 2 pins
RUN-1001 : 1386 nets have [3 - 5] pins
RUN-1001 : 180 nets have [6 - 10] pins
RUN-1001 : 134 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 2550 instances, 2496 slices, 138 macros(842 instances: 548 mslices 294 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1172 pins
PHY-3001 : Cell area utilization is 88%
PHY-3001 : After packing: Len = 177181, Over = 206
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 88%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3475/6921.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 223096, over cnt = 1192(10%), over = 3637, worst = 23
PHY-1002 : len = 246760, over cnt = 921(8%), over = 1869, worst = 15
PHY-1002 : len = 271560, over cnt = 322(2%), over = 447, worst = 10
PHY-1002 : len = 279960, over cnt = 49(0%), over = 49, worst = 1
PHY-1002 : len = 284552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.512472s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 69.93, top5 = 62.13, top10 = 58.48, top15 = 55.98.
PHY-3001 : End congestion estimation;  1.610672s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (38.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77331e-05
PHY-3002 : Step(160): len = 163392, overlap = 212.25
PHY-3002 : Step(161): len = 162386, overlap = 216
PHY-3002 : Step(162): len = 158006, overlap = 218.25
PHY-3002 : Step(163): len = 156928, overlap = 223
PHY-3002 : Step(164): len = 156171, overlap = 224.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.54663e-05
PHY-3002 : Step(165): len = 158646, overlap = 209
PHY-3002 : Step(166): len = 161286, overlap = 204.25
PHY-3002 : Step(167): len = 162715, overlap = 190.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.09326e-05
PHY-3002 : Step(168): len = 167260, overlap = 177.75
PHY-3002 : Step(169): len = 168672, overlap = 174.5
PHY-3002 : Step(170): len = 168905, overlap = 173
PHY-3002 : Step(171): len = 169102, overlap = 177.25
PHY-3002 : Step(172): len = 169771, overlap = 179.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126678
PHY-3002 : Step(173): len = 173512, overlap = 166.5
PHY-3002 : Step(174): len = 175392, overlap = 164.25
PHY-3002 : Step(175): len = 178188, overlap = 158.75
PHY-3002 : Step(176): len = 179779, overlap = 154.5
PHY-3002 : Step(177): len = 180609, overlap = 151.75
PHY-3002 : Step(178): len = 180743, overlap = 155
PHY-3002 : Step(179): len = 180622, overlap = 154.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000244782
PHY-3002 : Step(180): len = 183738, overlap = 145.75
PHY-3002 : Step(181): len = 186109, overlap = 140.5
PHY-3002 : Step(182): len = 187319, overlap = 140
PHY-3002 : Step(183): len = 188208, overlap = 139.5
PHY-3002 : Step(184): len = 189255, overlap = 139.25
PHY-3002 : Step(185): len = 190262, overlap = 138.5
PHY-3002 : Step(186): len = 190999, overlap = 145
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000455227
PHY-3002 : Step(187): len = 192824, overlap = 145.75
PHY-3002 : Step(188): len = 195962, overlap = 138.75
PHY-3002 : Step(189): len = 199472, overlap = 135.25
PHY-3002 : Step(190): len = 201131, overlap = 130
PHY-3002 : Step(191): len = 201951, overlap = 135.25
PHY-3002 : Step(192): len = 202796, overlap = 133.25
PHY-3002 : Step(193): len = 203596, overlap = 134.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000850384
PHY-3002 : Step(194): len = 204926, overlap = 134
PHY-3002 : Step(195): len = 207270, overlap = 132.5
PHY-3002 : Step(196): len = 208887, overlap = 131.75
PHY-3002 : Step(197): len = 211234, overlap = 125.75
PHY-3002 : Step(198): len = 213656, overlap = 121.25
PHY-3002 : Step(199): len = 214350, overlap = 120.25
PHY-3002 : Step(200): len = 215040, overlap = 118.75
PHY-3002 : Step(201): len = 215433, overlap = 117.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.488854s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (28.8%)

PHY-3001 : Trial Legalized: Len = 244226
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 87%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 137/6921.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 295000, over cnt = 1257(11%), over = 2323, worst = 8
PHY-1002 : len = 308912, over cnt = 843(7%), over = 1172, worst = 6
PHY-1002 : len = 323792, over cnt = 274(2%), over = 306, worst = 4
PHY-1002 : len = 330160, over cnt = 36(0%), over = 37, worst = 2
PHY-1002 : len = 333456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.959565s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (46.2%)

PHY-1001 : Congestion index: top1 = 67.08, top5 = 62.08, top10 = 59.13, top15 = 56.59.
PHY-3001 : End congestion estimation;  2.072157s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (45.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000139561
PHY-3002 : Step(202): len = 220558, overlap = 93
PHY-3002 : Step(203): len = 209810, overlap = 128.25
PHY-3002 : Step(204): len = 207327, overlap = 120
PHY-3002 : Step(205): len = 205320, overlap = 116.5
PHY-3002 : Step(206): len = 203438, overlap = 113
PHY-3002 : Step(207): len = 202171, overlap = 114
PHY-3002 : Step(208): len = 201230, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000272188
PHY-3002 : Step(209): len = 202889, overlap = 108.5
PHY-3002 : Step(210): len = 205116, overlap = 109
PHY-3002 : Step(211): len = 206359, overlap = 108.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000544377
PHY-3002 : Step(212): len = 206994, overlap = 107.5
PHY-3002 : Step(213): len = 208656, overlap = 105
PHY-3002 : Step(214): len = 210415, overlap = 102.75
PHY-3002 : Step(215): len = 212288, overlap = 103.5
PHY-3002 : Step(216): len = 213550, overlap = 100.75
PHY-3002 : Step(217): len = 214500, overlap = 102.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071120s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (43.9%)

PHY-3001 : Legalized: Len = 227347, Over = 0
PHY-3001 : Spreading special nets. 89 overflows in 930 tiles.
PHY-3001 : End spreading;  0.031531s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 160 instances has been re-located, deltaX = 77, deltaY = 118, maxDist = 3.
PHY-3001 : Final: Len = 229413, Over = 0
RUN-1003 : finish command "place" in  15.394779s wall, 5.781250s user + 0.671875s system = 6.453125s CPU (41.9%)

RUN-1004 : used memory is 290 MB, reserved memory is 265 MB, peak memory is 335 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.381534s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (84.8%)

RUN-1004 : used memory is 299 MB, reserved memory is 278 MB, peak memory is 373 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2552 instances
RUN-1001 : 1248 mslices, 1248 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6921 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5109 nets have 2 pins
RUN-1001 : 1386 nets have [3 - 5] pins
RUN-1001 : 180 nets have [6 - 10] pins
RUN-1001 : 134 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25850, tnet num: 6919, tinst num: 2550, tnode num: 33288, tedge num: 45301.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1248 mslices, 1248 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3424 clock pins, and constraint 7436 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 277504, over cnt = 1267(11%), over = 2292, worst = 8
PHY-1002 : len = 291792, over cnt = 861(7%), over = 1147, worst = 8
PHY-1002 : len = 307376, over cnt = 191(1%), over = 210, worst = 3
PHY-1002 : len = 311704, over cnt = 39(0%), over = 41, worst = 2
PHY-1002 : len = 315400, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.715622s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (45.5%)

PHY-1001 : Congestion index: top1 = 64.58, top5 = 60.57, top10 = 57.84, top15 = 55.67.
PHY-1001 : End global routing;  1.829003s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (47.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 391, reserve = 368, peak = 391.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 478, reserve = 457, peak = 478.
PHY-1001 : End build detailed router design. 1.994787s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (43.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.559606s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (30.7%)

PHY-1001 : Current memory(MB): used = 488, reserve = 468, peak = 488.
PHY-1001 : End phase 1; 0.561360s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (30.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 771224, over cnt = 1761(0%), over = 1776, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 492, reserve = 471, peak = 492.
PHY-1001 : End initial routed; 6.922000s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (42.2%)

PHY-1001 : Current memory(MB): used = 492, reserve = 471, peak = 492.
PHY-1001 : End phase 2; 6.922053s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (42.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 697168, over cnt = 713(0%), over = 715, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 5.162766s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (43.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 690760, over cnt = 258(0%), over = 258, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.199472s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (44.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 691656, over cnt = 112(0%), over = 112, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.522450s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (38.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 693312, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.416124s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (37.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 695240, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.464427s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 697600, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.553923s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (53.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 698096, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.801076s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (44.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 698176, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.079942s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 698144, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.076474s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.3%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 698144, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.249383s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 698144, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.446435s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (56.0%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 698144, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.591667s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (52.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 698192, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.069214s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 698360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.071482s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (43.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 560 feed throughs used by 320 nets
PHY-1001 : End commit to database; 0.975320s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (52.9%)

PHY-1001 : Current memory(MB): used = 527, reserve = 507, peak = 527.
PHY-1001 : End phase 3; 11.760254s wall, 5.343750s user + 0.000000s system = 5.343750s CPU (45.4%)

PHY-1003 : Routed, final wirelength = 698360
PHY-1001 : Current memory(MB): used = 529, reserve = 509, peak = 529.
PHY-1001 : End export database. 0.018541s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.3%)

PHY-1001 : End detail routing;  21.408015s wall, 9.359375s user + 0.046875s system = 9.406250s CPU (43.9%)

RUN-1003 : finish command "route" in  24.306493s wall, 10.671875s user + 0.062500s system = 10.734375s CPU (44.2%)

RUN-1004 : used memory is 430 MB, reserved memory is 410 MB, peak memory is 529 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3800   out of   5824   65.25%
#reg                     2888   out of   5824   49.59%
#le                      4667
  #lut only              1779   out of   4667   38.12%
  #reg only               867   out of   4667   18.58%
  #lut&reg               2021   out of   4667   43.30%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                       Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                         959
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                         673
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk          GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0     70
#4        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_33.q0    15
#5        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4667   |2958    |842     |2898    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |4467   |2858    |742     |2867    |11      |10      |
|    u_foc_controller      |foc_controller     |3414   |2183    |742     |1817    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |135    |76      |28      |79      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |363    |230     |122     |103     |0       |0       |
|        u_as5600_read     |i2c_register_read  |256    |168     |82      |74      |0       |0       |
|      u_foc_top           |foc_top            |1963   |1369    |406     |1017    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |20     |16      |4       |10      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |573    |464     |104     |226     |8       |0       |
|        u_clark_tr        |clark_tr           |161    |94      |48      |99      |0       |0       |
|        u_id_pi           |pi_controller      |206    |175     |27      |159     |0       |3       |
|        u_iq_pi           |pi_controller      |192    |45      |27      |145     |0       |3       |
|        u_park_tr         |park_tr            |205    |161     |44      |91      |2       |4       |
|          u_sincos        |sincos             |139    |113     |26      |57      |2       |0       |
|        u_svpwm           |svpwm              |478    |347     |124     |209     |1       |0       |
|      u_hall_encoder      |hall_encoder       |765    |424     |158     |478     |0       |0       |
|        u_divider         |Divider            |102    |77      |18      |65      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5088  
    #2          2       890   
    #3          3       366   
    #4          4       129   
    #5        5-10      208   
    #6        11-50     192   
    #7       51-100      9    
    #8       101-500     7    
    #9        >500       1    
  Average     2.49            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.311111s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (75.1%)

RUN-1004 : used memory is 437 MB, reserved memory is 416 MB, peak memory is 529 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2550
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6921, pip num: 60100
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 560
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1112 valid insts, and 166736 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.157215s wall, 26.562500s user + 0.109375s system = 26.671875s CPU (641.6%)

RUN-1004 : used memory is 451 MB, reserved memory is 431 MB, peak memory is 628 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_193409.log"
