
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Date: Thu Aug 29 14:42:48 2024

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T120F324
Top-level Entity Name: sha_uart
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 9 / 1076 (0.84%)
Outputs: 3 / 1566 (0.19%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 4310 / 112128 (3.84%)
	LE: LUTs/Adders: 3466 / 112128 (3.09%)
	LE: Registers: 1853 / 107520 (1.72%)
Memory Blocks: 448 / 1056 (42.42%)
Multipliers: 0 / 320 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+-------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                           NAME                                            | MODE | READ_WIDTH | WRITE_WIDTH | WRITE_MODE | OUTPUT_REG |
+-------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d02   | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0302  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03b12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0b12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d012   | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c032   | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0c12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0d12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0e12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0f12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0g12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0h12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0i12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0j12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0k12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0l12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0m12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0n12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0o12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0p12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0q12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0r12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0s12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0t12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0u12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0v12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0w12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0x12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0y12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0z12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d0A1   | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03c12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03d12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03e12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03f12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03g12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03h12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03i12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03j12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03k12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03l12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03m12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03n12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03o12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03p12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03q12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03r12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03s12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03t12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03u12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03v12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03w12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03x12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03y12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03z12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c03A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b02  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b32  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b030A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0b3A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b302  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03032  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03b0A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0303A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c02   | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3b12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c32   | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b30A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3c12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3d12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3e12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3f12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3g12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3h12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3i12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3j12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3k12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3l12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3m12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3n12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3o12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3p12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3q12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3r12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3s12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3t12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3u12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3v12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3w12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3x12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3y12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3z12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0c3A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30302  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0b12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b032  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0c12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0d12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0e12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0f12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0g12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0h12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0i12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0j12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0k12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0l12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0m12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0n12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0o12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0p12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0q12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0r12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0s12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0t12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0u12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0v12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0w12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0x12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0y12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0z12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3c0A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b03A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b02  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b32  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3030A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30b3A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c302   | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0b12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3032  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3b0A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30312  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303c12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303d12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303e12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303f12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303g12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303h12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303i12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303j12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303k12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303l12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303m12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303n12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303o12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303p12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303q12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303r12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303s12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303t12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303u12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303v12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303w12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303x12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303y12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303z12 | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b303A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3b12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30b12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3012  | SDP  |     1      |      1      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d32   | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30c12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30d12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30e12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30f12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30g12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30h12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30i12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30j12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30k12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30l12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30m12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30n12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30o12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30p12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30q12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30r12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30s12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30t12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30u12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30v12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30w12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30x12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30y12  | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30z12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c30A1  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d312   | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3c12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3d12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3e12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3f12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3g12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3h12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3i12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3j12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3k12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3l12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3m12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3n12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3o12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3p12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3q12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3r12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3s12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3t12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3u12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3v12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3w12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3x12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3y12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3z12  | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d3A1   | SDP  |     1      |      1      | READ_FIRST |   false    |
+-------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|    jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TMS     |    Input     |
|   jtag_inst1_RUNTEST   |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 23 seconds
