# system info arm_one_nios on 2019.08.03.19:32:53
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1564853517
#
#
# Files generated for arm_one_nios on 2019.08.03.19:32:53
files:
filepath,kind,attributes,module,is_top
simulation/arm_one_nios.vhd,VHDL,,arm_one_nios,true
simulation/arm_one_nios_rst_controller.vhd,VHDL,,arm_one_nios,false
simulation/arm_one_nios_rst_controller_001.vhd,VHDL,,arm_one_nios,false
simulation/submodules/arm_one_nios_hps_0.v,VERILOG,,arm_one_nios_hps_0,false
simulation/submodules/arm_one_nios_jtag_uart_0.v,VERILOG,,arm_one_nios_jtag_uart_0,false
simulation/submodules/arm_one_nios_led.v,VERILOG,,arm_one_nios_led,false
simulation/submodules/arm_one_nios_mutex_0.v,VERILOG,,arm_one_nios_mutex_0,false
simulation/submodules/arm_one_nios_nios_cpu_1.v,VERILOG,,arm_one_nios_nios_cpu_1,false
simulation/submodules/arm_one_nios_sdram.v,VERILOG,,arm_one_nios_sdram,false
simulation/submodules/arm_one_nios_timer_0.v,VERILOG,,arm_one_nios_timer_0,false
simulation/submodules/arm_one_nios_mm_interconnect_0.v,VERILOG,,arm_one_nios_mm_interconnect_0,false
simulation/submodules/arm_one_nios_irq_mapper.sv,SYSTEM_VERILOG,,arm_one_nios_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/arm_one_nios_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_fpga_interfaces,false
simulation/submodules/arm_one_nios_hps_0_hps_io.v,VERILOG,,arm_one_nios_hps_0_hps_io,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu.sdc,SDC,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu.vo,VERILOG,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_bht_ram.dat,DAT,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_bht_ram.hex,HEX,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_bht_ram.mif,MIF,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_dc_tag_ram.dat,DAT,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_dc_tag_ram.hex,HEX,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_dc_tag_ram.mif,MIF,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_debug_slave_sysclk.v,VERILOG,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_debug_slave_tck.v,VERILOG,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_debug_slave_wrapper.v,VERILOG,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_ic_tag_ram.dat,DAT,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_ic_tag_ram.hex,HEX,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_ic_tag_ram.mif,MIF,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_mult_cell.v,VERILOG,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_nios2_waves.do,OTHER,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_ociram_default_contents.dat,DAT,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_ociram_default_contents.hex,HEX,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_ociram_default_contents.mif,MIF,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_rf_ram_a.dat,DAT,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_rf_ram_a.hex,HEX,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_rf_ram_a.mif,MIF,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_rf_ram_b.dat,DAT,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_rf_ram_b.hex,HEX,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_rf_ram_b.mif,MIF,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/arm_one_nios_nios_cpu_1_cpu_test_bench.v,VERILOG,,arm_one_nios_nios_cpu_1_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_001,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_002,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_004,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_006,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_008,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_009,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_010,false
simulation/submodules/arm_one_nios_mm_interconnect_0_router_011.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_router_011,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_demux,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_demux_004.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_demux_004,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/arm_one_nios_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_demux,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/arm_one_nios_mm_interconnect_0_rsp_mux_004.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_rsp_mux_004,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/arm_one_nios_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,arm_one_nios_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/arm_one_nios_mm_interconnect_0_avalon_st_adapter_002.vhd,VHDL,,arm_one_nios_mm_interconnect_0_avalon_st_adapter_002,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/arm_one_nios_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/arm_one_nios_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/arm_one_nios_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,arm_one_nios_hps_0_hps_io_border,false
simulation/submodules/arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/arm_one_nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,arm_one_nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
arm_one_nios.hps_0,arm_one_nios_hps_0
arm_one_nios.hps_0.fpga_interfaces,arm_one_nios_hps_0_fpga_interfaces
arm_one_nios.hps_0.hps_io,arm_one_nios_hps_0_hps_io
arm_one_nios.hps_0.hps_io.border,arm_one_nios_hps_0_hps_io_border
arm_one_nios.jtag_uart_0,arm_one_nios_jtag_uart_0
arm_one_nios.led,arm_one_nios_led
arm_one_nios.mutex_0,arm_one_nios_mutex_0
arm_one_nios.nios_cpu_1,arm_one_nios_nios_cpu_1
arm_one_nios.nios_cpu_1.cpu,arm_one_nios_nios_cpu_1_cpu
arm_one_nios.sdram,arm_one_nios_sdram
arm_one_nios.timer_0,arm_one_nios_timer_0
arm_one_nios.mm_interconnect_0,arm_one_nios_mm_interconnect_0
arm_one_nios.mm_interconnect_0.nios_cpu_1_data_master_translator,altera_merlin_master_translator
arm_one_nios.mm_interconnect_0.nios_cpu_1_instruction_master_translator,altera_merlin_master_translator
arm_one_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
arm_one_nios.mm_interconnect_0.nios_cpu_1_debug_mem_slave_translator,altera_merlin_slave_translator
arm_one_nios.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
arm_one_nios.mm_interconnect_0.mutex_0_s1_translator,altera_merlin_slave_translator
arm_one_nios.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
arm_one_nios.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
arm_one_nios.mm_interconnect_0.nios_cpu_1_data_master_agent,altera_merlin_master_agent
arm_one_nios.mm_interconnect_0.nios_cpu_1_instruction_master_agent,altera_merlin_master_agent
arm_one_nios.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
arm_one_nios.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
arm_one_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
arm_one_nios.mm_interconnect_0.nios_cpu_1_debug_mem_slave_agent,altera_merlin_slave_agent
arm_one_nios.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
arm_one_nios.mm_interconnect_0.mutex_0_s1_agent,altera_merlin_slave_agent
arm_one_nios.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
arm_one_nios.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
arm_one_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.nios_cpu_1_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.nios_cpu_1_debug_mem_slave_agent_rdata_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.mutex_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.mutex_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.timer_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.led_s1_agent_rdata_fifo,altera_avalon_sc_fifo
arm_one_nios.mm_interconnect_0.router,arm_one_nios_mm_interconnect_0_router
arm_one_nios.mm_interconnect_0.router_001,arm_one_nios_mm_interconnect_0_router_001
arm_one_nios.mm_interconnect_0.router_002,arm_one_nios_mm_interconnect_0_router_002
arm_one_nios.mm_interconnect_0.router_003,arm_one_nios_mm_interconnect_0_router_002
arm_one_nios.mm_interconnect_0.router_004,arm_one_nios_mm_interconnect_0_router_004
arm_one_nios.mm_interconnect_0.router_005,arm_one_nios_mm_interconnect_0_router_004
arm_one_nios.mm_interconnect_0.router_006,arm_one_nios_mm_interconnect_0_router_006
arm_one_nios.mm_interconnect_0.router_007,arm_one_nios_mm_interconnect_0_router_006
arm_one_nios.mm_interconnect_0.router_008,arm_one_nios_mm_interconnect_0_router_008
arm_one_nios.mm_interconnect_0.router_009,arm_one_nios_mm_interconnect_0_router_009
arm_one_nios.mm_interconnect_0.router_010,arm_one_nios_mm_interconnect_0_router_010
arm_one_nios.mm_interconnect_0.router_011,arm_one_nios_mm_interconnect_0_router_011
arm_one_nios.mm_interconnect_0.nios_cpu_1_data_master_limiter,altera_merlin_traffic_limiter
arm_one_nios.mm_interconnect_0.nios_cpu_1_instruction_master_limiter,altera_merlin_traffic_limiter
arm_one_nios.mm_interconnect_0.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
arm_one_nios.mm_interconnect_0.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
arm_one_nios.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
arm_one_nios.mm_interconnect_0.mutex_0_s1_burst_adapter,altera_merlin_burst_adapter
arm_one_nios.mm_interconnect_0.led_s1_burst_adapter,altera_merlin_burst_adapter
arm_one_nios.mm_interconnect_0.cmd_demux,arm_one_nios_mm_interconnect_0_cmd_demux
arm_one_nios.mm_interconnect_0.cmd_demux_001,arm_one_nios_mm_interconnect_0_cmd_demux_001
arm_one_nios.mm_interconnect_0.cmd_demux_002,arm_one_nios_mm_interconnect_0_cmd_demux_002
arm_one_nios.mm_interconnect_0.cmd_demux_003,arm_one_nios_mm_interconnect_0_cmd_demux_002
arm_one_nios.mm_interconnect_0.cmd_demux_004,arm_one_nios_mm_interconnect_0_cmd_demux_004
arm_one_nios.mm_interconnect_0.cmd_demux_005,arm_one_nios_mm_interconnect_0_cmd_demux_004
arm_one_nios.mm_interconnect_0.cmd_mux,arm_one_nios_mm_interconnect_0_cmd_mux
arm_one_nios.mm_interconnect_0.cmd_mux_001,arm_one_nios_mm_interconnect_0_cmd_mux
arm_one_nios.mm_interconnect_0.cmd_mux_005,arm_one_nios_mm_interconnect_0_cmd_mux
arm_one_nios.mm_interconnect_0.cmd_mux_002,arm_one_nios_mm_interconnect_0_cmd_mux_002
arm_one_nios.mm_interconnect_0.cmd_mux_003,arm_one_nios_mm_interconnect_0_cmd_mux_003
arm_one_nios.mm_interconnect_0.cmd_mux_004,arm_one_nios_mm_interconnect_0_cmd_mux_004
arm_one_nios.mm_interconnect_0.rsp_demux,arm_one_nios_mm_interconnect_0_rsp_demux
arm_one_nios.mm_interconnect_0.rsp_demux_001,arm_one_nios_mm_interconnect_0_rsp_demux
arm_one_nios.mm_interconnect_0.rsp_demux_005,arm_one_nios_mm_interconnect_0_rsp_demux
arm_one_nios.mm_interconnect_0.rsp_demux_002,arm_one_nios_mm_interconnect_0_rsp_demux_002
arm_one_nios.mm_interconnect_0.rsp_demux_003,arm_one_nios_mm_interconnect_0_rsp_demux_003
arm_one_nios.mm_interconnect_0.rsp_demux_004,arm_one_nios_mm_interconnect_0_rsp_demux_004
arm_one_nios.mm_interconnect_0.rsp_mux,arm_one_nios_mm_interconnect_0_rsp_mux
arm_one_nios.mm_interconnect_0.rsp_mux_001,arm_one_nios_mm_interconnect_0_rsp_mux_001
arm_one_nios.mm_interconnect_0.rsp_mux_002,arm_one_nios_mm_interconnect_0_rsp_mux_002
arm_one_nios.mm_interconnect_0.rsp_mux_003,arm_one_nios_mm_interconnect_0_rsp_mux_002
arm_one_nios.mm_interconnect_0.rsp_mux_004,arm_one_nios_mm_interconnect_0_rsp_mux_004
arm_one_nios.mm_interconnect_0.rsp_mux_005,arm_one_nios_mm_interconnect_0_rsp_mux_004
arm_one_nios.mm_interconnect_0.nios_cpu_1_data_master_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.nios_cpu_1_instruction_master_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.sdram_s1_to_nios_cpu_1_data_master_rsp_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.sdram_s1_to_nios_cpu_1_instruction_master_rsp_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
arm_one_nios.mm_interconnect_0.avalon_st_adapter,arm_one_nios_mm_interconnect_0_avalon_st_adapter
arm_one_nios.mm_interconnect_0.avalon_st_adapter.error_adapter_0,arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
arm_one_nios.mm_interconnect_0.avalon_st_adapter_001,arm_one_nios_mm_interconnect_0_avalon_st_adapter
arm_one_nios.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
arm_one_nios.mm_interconnect_0.avalon_st_adapter_003,arm_one_nios_mm_interconnect_0_avalon_st_adapter
arm_one_nios.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
arm_one_nios.mm_interconnect_0.avalon_st_adapter_004,arm_one_nios_mm_interconnect_0_avalon_st_adapter
arm_one_nios.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
arm_one_nios.mm_interconnect_0.avalon_st_adapter_005,arm_one_nios_mm_interconnect_0_avalon_st_adapter
arm_one_nios.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,arm_one_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
arm_one_nios.mm_interconnect_0.avalon_st_adapter_002,arm_one_nios_mm_interconnect_0_avalon_st_adapter_002
arm_one_nios.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,arm_one_nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
arm_one_nios.irq_mapper,arm_one_nios_irq_mapper
arm_one_nios.rst_controller,altera_reset_controller
arm_one_nios.rst_controller_001,altera_reset_controller
arm_one_nios.rst_controller,altera_reset_controller
arm_one_nios.rst_controller_001,altera_reset_controller
