@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":687:9:687:14|Removing wire sclk2x, as there is no assignment to it.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2256:15:2256:21|Removing wire RankSel, as there is no assignment to it.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2257:15:2257:17|Removing wire Odt, as there is no assignment to it.
@W: CL265 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Removing unused bit 1 of Bl_Mode[1:0]. Either assign all bits or reduce the width of the signal.
@W: CL190 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Optimizing register bit cmd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Pruning register bit 3 of cmd[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1677:9:1677:18|Removing wire err_notify, as there is no assignment to it.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1692:16:1692:18|Removing wire seg, as there is no assignment to it.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1738:4:1738:9|Pruning unused register hb_cnt[25:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1738:4:1738:9|Pruning unused register read_num[25:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1738:4:1738:9|Pruning unused register write_num[25:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1738:4:1738:9|Pruning unused register data_0_cnt[22:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":1738:4:1738:9|Pruning unused register data_1_cnt[22:0]. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Pruning register bit 4 of addr_interval[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Pruning register bit 1 of addr_interval[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Pruning register bit 4 of cmd_burst_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Pruning register bit 2 of cmd_burst_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Optimizing register bit addr_interval[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Optimizing register bit cmd_burst_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2420:4:2420:9|Pruning register bit 1 of cmd_burst_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v":2376:4:2376:9|Pruning unused register addr_interval[0]. Make sure that there are no unused intermediate registers.

