INFO-FLOW: Workspace /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus opened at Wed Mar 08 19:14:37 EST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 1.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     create_clock -period 2.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 2.5 -name default 
Execute       ap_set_clock -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     set_clock_uncertainty 0.2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
Execute       ap_set_clock -name default -uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.cpp.clang.err.log 
Command         ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top udp -name=udp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.91 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.81 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.96 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.58 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.61 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.8 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.92 sec.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top udp -name=udp 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.78 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.18 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.53 sec.
Command         clang_tidy done; 1.56 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.69 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.85 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.19 seconds. CPU system time: 1.92 seconds. Elapsed time: 14.61 seconds; current allocated memory: 207.203 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.g.bc" "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.g.bc /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.g.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.34 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.34 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=udp -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=udp -reflow-float-conversion -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.26 sec.
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=udp 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=udp -mllvm -hls-db-dir -mllvm /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 1.61 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'SocketTable' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:59:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:105:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:59:26) in function 'TableHandler' completely with a factor of 16 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:105:23) in function 'byteSwap<32>' completely with a factor of 4 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:101:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:105:23) in function 'byteSwap<16>' completely with a factor of 2 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'axis_udp<512>::axis_udp(ap_uint<512>, ap_uint<64>, ap_uint<1>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> byteSwap<16>(ap_uint<16>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> byteSwap<32>(ap_uint<32>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'udpMetadata::udpMetadata(ap_uint<32>, ap_uint<32>, ap_uint<16>, ap_uint<16>, ap_uint<1>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> byteSwap<32>(ap_uint<32>)' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'userMetadata::userMetadata(ap_uint<32>, ap_uint<32>, ap_uint<16>, ap_uint<16>)' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'udpMetadata::udpMetadata(ap_uint<32>, ap_uint<32>, ap_uint<16>, ap_uint<16>, ap_uint<1>)' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'axis_udp<512>::axis_udp(ap_uint<512>, ap_uint<64>, ap_uint<1>)' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:235:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> byteSwap<16>(ap_uint<16>)' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> byteSwap<32>(ap_uint<32>)' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:284:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.0': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.1': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.2': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.3': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-241] Aggregating scalar variable 'myIpAddress' with compact=bit mode in 32-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.axis_udp<512>s' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.udpMetadatas' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.tableResponses' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.udpMetadatas' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'rxEngPacketDropper(hls::stream<axis_udp<512>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rxEngPacketDropper(hls::stream<axis_udp<512>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'rxEngPacketDropper(hls::stream<axis_udp<512>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.ap_uint<96>s' into 'rxEngPacketDropper(hls::stream<axis_udp<512>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'rxEngPacketDropper(hls::stream<axis_udp<512>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.axis_udp<512>s' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<16>s.i16' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<96>s.i96' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.7 seconds. CPU system time: 0.7 seconds. Elapsed time: 7.58 seconds; current allocated memory: 209.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.848 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top udp -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.0.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 226.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 243.973 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.g.1.bc to /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'udp' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:436:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'udpRxEngine'
	 'TableHandler'
	 'rxEngPacketDropper'
	 'appGetMetaData'
	 'udpTxEngine'.
Command           transform done; 0.63 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:173:1) in function 'keep2len'... converting 64 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:72:5) in function 'TableHandler'... converting 17 basic blocks.
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 286.531 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-657] Generating channel agmdIdOut that flows backwards in the dataflow region.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for udp due to entry_proc with non-FIFO I/O
Command           transform done; 0.82 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 361.957 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.27 sec.
Command       elaborate done; 24.47 sec.
Execute       ap_eval exec zip -j /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'udp' ...
Execute         ap_set_top_model udp 
Execute         get_model_list udp -filter all-wo-channel -topdown 
Execute         preproc_iomode -model udp 
Execute         preproc_iomode -model udpTxEngine 
Execute         preproc_iomode -model appGetMetaData 
Execute         preproc_iomode -model keep2len 
Execute         preproc_iomode -model rxEngPacketDropper 
Execute         preproc_iomode -model TableHandler 
Execute         preproc_iomode -model udpRxEngine 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list udp -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc udpRxEngine TableHandler rxEngPacketDropper keep2len appGetMetaData udpTxEngine udp
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : udpRxEngine ...
Execute         set_default_model udpRxEngine 
Execute         apply_spec_resource_limit udpRxEngine 
INFO-FLOW: Configuring Module : TableHandler ...
Execute         set_default_model TableHandler 
Execute         apply_spec_resource_limit TableHandler 
INFO-FLOW: Configuring Module : rxEngPacketDropper ...
Execute         set_default_model rxEngPacketDropper 
Execute         apply_spec_resource_limit rxEngPacketDropper 
INFO-FLOW: Configuring Module : keep2len ...
Execute         set_default_model keep2len 
Execute         apply_spec_resource_limit keep2len 
INFO-FLOW: Configuring Module : appGetMetaData ...
Execute         set_default_model appGetMetaData 
Execute         apply_spec_resource_limit appGetMetaData 
INFO-FLOW: Configuring Module : udpTxEngine ...
Execute         set_default_model udpTxEngine 
Execute         apply_spec_resource_limit udpTxEngine 
INFO-FLOW: Configuring Module : udp ...
Execute         set_default_model udp 
Execute         apply_spec_resource_limit udp 
INFO-FLOW: Model list for preprocess: entry_proc udpRxEngine TableHandler rxEngPacketDropper keep2len appGetMetaData udpTxEngine udp
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: udpRxEngine ...
Execute         set_default_model udpRxEngine 
Execute         cdfg_preprocess -model udpRxEngine 
Execute         rtl_gen_preprocess udpRxEngine 
INFO-FLOW: Preprocessing Module: TableHandler ...
Execute         set_default_model TableHandler 
Execute         cdfg_preprocess -model TableHandler 
Execute         rtl_gen_preprocess TableHandler 
INFO-FLOW: Preprocessing Module: rxEngPacketDropper ...
Execute         set_default_model rxEngPacketDropper 
Execute         cdfg_preprocess -model rxEngPacketDropper 
Execute         rtl_gen_preprocess rxEngPacketDropper 
INFO-FLOW: Preprocessing Module: keep2len ...
Execute         set_default_model keep2len 
Execute         cdfg_preprocess -model keep2len 
Execute         rtl_gen_preprocess keep2len 
INFO-FLOW: Preprocessing Module: appGetMetaData ...
Execute         set_default_model appGetMetaData 
Execute         cdfg_preprocess -model appGetMetaData 
Execute         rtl_gen_preprocess appGetMetaData 
INFO-FLOW: Preprocessing Module: udpTxEngine ...
Execute         set_default_model udpTxEngine 
Execute         cdfg_preprocess -model udpTxEngine 
Execute         rtl_gen_preprocess udpTxEngine 
INFO-FLOW: Preprocessing Module: udp ...
Execute         set_default_model udp 
Execute         cdfg_preprocess -model udp 
Execute         rtl_gen_preprocess udp 
INFO-FLOW: Model list for synthesis: entry_proc udpRxEngine TableHandler rxEngPacketDropper keep2len appGetMetaData udpTxEngine udp
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 363.504 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.953 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpRxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udpRxEngine 
Execute         schedule -model udpRxEngine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpRxEngine'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'udpRxEngine'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.617 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.sched.adb -f 
INFO-FLOW: Finish scheduling udpRxEngine.
Execute         set_default_model udpRxEngine 
Execute         bind -model udpRxEngine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.617 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.bind.adb -f 
INFO-FLOW: Finish binding udpRxEngine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model TableHandler 
Execute         schedule -model TableHandler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'TableHandler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'TableHandler'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 368.949 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.sched.adb -f 
INFO-FLOW: Finish scheduling TableHandler.
Execute         set_default_model TableHandler 
Execute         bind -model TableHandler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 368.949 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.bind.adb -f 
INFO-FLOW: Finish binding TableHandler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxEngPacketDropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rxEngPacketDropper 
Execute         schedule -model rxEngPacketDropper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxEngPacketDropper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rxEngPacketDropper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 368.949 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.sched.adb -f 
INFO-FLOW: Finish scheduling rxEngPacketDropper.
Execute         set_default_model rxEngPacketDropper 
Execute         bind -model rxEngPacketDropper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 368.949 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.bind.adb -f 
INFO-FLOW: Finish binding rxEngPacketDropper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keep2len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model keep2len 
Execute         schedule -model keep2len 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'keep2len'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'keep2len'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 371.297 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.sched.adb -f 
INFO-FLOW: Finish scheduling keep2len.
Execute         set_default_model keep2len 
Execute         bind -model keep2len 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 371.297 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.bind.adb -f 
INFO-FLOW: Finish binding keep2len.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'appGetMetaData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model appGetMetaData 
Execute         schedule -model appGetMetaData 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'appGetMetaData'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'appGetMetaData'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 371.516 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.sched.adb -f 
INFO-FLOW: Finish scheduling appGetMetaData.
Execute         set_default_model appGetMetaData 
Execute         bind -model appGetMetaData 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.516 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.bind.adb -f 
INFO-FLOW: Finish binding appGetMetaData.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpTxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udpTxEngine 
Execute         schedule -model udpTxEngine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpTxEngine'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'udpTxEngine'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 371.836 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.sched.adb -f 
INFO-FLOW: Finish scheduling udpTxEngine.
Execute         set_default_model udpTxEngine 
Execute         bind -model udpTxEngine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 371.836 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.bind.adb -f 
INFO-FLOW: Finish binding udpTxEngine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udp 
Execute         schedule -model udp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 373.625 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.sched.adb -f 
INFO-FLOW: Finish scheduling udp.
Execute         set_default_model udp 
Execute         bind -model udp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 374.406 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.bind.adb -f 
INFO-FLOW: Finish binding udp.
Execute         get_model_list udp -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess udpRxEngine 
Execute         rtl_gen_preprocess TableHandler 
Execute         rtl_gen_preprocess rxEngPacketDropper 
Execute         rtl_gen_preprocess keep2len 
Execute         rtl_gen_preprocess appGetMetaData 
Execute         rtl_gen_preprocess udpTxEngine 
Execute         rtl_gen_preprocess udp 
INFO-FLOW: Model list for RTL generation: entry_proc udpRxEngine TableHandler rxEngPacketDropper keep2len appGetMetaData udpTxEngine udp
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 376.758 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpRxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udpRxEngine -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ure_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udpRxEngine' pipeline 'udpRxEngine' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpRxEngine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 379.668 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udpRxEngine -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_udpRxEngine 
Execute         gen_rtl udpRxEngine -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_udpRxEngine 
Execute         syn_report -csynth -model udpRxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/udpRxEngine_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model udpRxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/udpRxEngine_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model udpRxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model udpRxEngine -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.adb 
Execute         db_write -model udpRxEngine -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udpRxEngine -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model TableHandler -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TableHandler' pipeline 'TableHandler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1616_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1616_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1616_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TableHandler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 383.824 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl TableHandler -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_TableHandler 
Execute         gen_rtl TableHandler -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_TableHandler 
Execute         syn_report -csynth -model TableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/TableHandler_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model TableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/TableHandler_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model TableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         db_write -model TableHandler -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model TableHandler -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info TableHandler -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxEngPacketDropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rxEngPacketDropper -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'repd_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_drop_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_myIP_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_theirIP_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_myPort_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_theirPort_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rxEngPacketDropper' pipeline 'rxEngPacketDropper' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxEngPacketDropper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 388.492 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl rxEngPacketDropper -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_rxEngPacketDropper 
Execute         gen_rtl rxEngPacketDropper -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_rxEngPacketDropper 
Execute         syn_report -csynth -model rxEngPacketDropper -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/rxEngPacketDropper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model rxEngPacketDropper -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/rxEngPacketDropper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model rxEngPacketDropper -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model rxEngPacketDropper -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.adb 
Execute         db_write -model rxEngPacketDropper -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rxEngPacketDropper -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keep2len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model keep2len -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keep2len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 390.395 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl keep2len -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_keep2len 
Execute         gen_rtl keep2len -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_keep2len 
Execute         syn_report -csynth -model keep2len -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/keep2len_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model keep2len -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/keep2len_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model keep2len -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model keep2len -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.adb 
Execute         db_write -model keep2len -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info keep2len -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'appGetMetaData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model appGetMetaData -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'agmd_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lenCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'appGetMetaData' pipeline 'appGetMetaData' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'appGetMetaData'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 393.387 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl appGetMetaData -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_appGetMetaData 
Execute         gen_rtl appGetMetaData -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_appGetMetaData 
Execute         syn_report -csynth -model appGetMetaData -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/appGetMetaData_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model appGetMetaData -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/appGetMetaData_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model appGetMetaData -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model appGetMetaData -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.adb 
Execute         db_write -model appGetMetaData -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info appGetMetaData -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpTxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udpTxEngine -top_prefix udp_ -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ute_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_theirIP_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_myIP_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_theirPort_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_myPort_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip_len_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udp_len_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udpTxEngine' pipeline 'udpTxEngine' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpTxEngine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 395.426 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udpTxEngine -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp_udpTxEngine 
Execute         gen_rtl udpTxEngine -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp_udpTxEngine 
Execute         syn_report -csynth -model udpTxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/udpTxEngine_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model udpTxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/udpTxEngine_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model udpTxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model udpTxEngine -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.adb 
Execute         db_write -model udpTxEngine -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udpTxEngine -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udp -top_prefix  -sub_prefix udp_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/myIpAddress' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/numberSockets' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'udp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'SocketTable_theirIP_0', 'SocketTable_theirIP_1', 'SocketTable_theirIP_2', 'SocketTable_theirIP_3', 'SocketTable_theirIP_4', 'SocketTable_theirIP_5', 'SocketTable_theirIP_6', 'SocketTable_theirIP_7', 'SocketTable_theirIP_8', 'SocketTable_theirIP_9', 'SocketTable_theirIP_10', 'SocketTable_theirIP_11', 'SocketTable_theirIP_12', 'SocketTable_theirIP_13', 'SocketTable_theirIP_14', 'SocketTable_theirIP_15', 'SocketTable_theirPort_0', 'SocketTable_theirPort_1', 'SocketTable_theirPort_2', 'SocketTable_theirPort_3', 'SocketTable_theirPort_4', 'SocketTable_theirPort_5', 'SocketTable_theirPort_6', 'SocketTable_theirPort_7', 'SocketTable_theirPort_8', 'SocketTable_theirPort_9', 'SocketTable_theirPort_10', 'SocketTable_theirPort_11', 'SocketTable_theirPort_12', 'SocketTable_theirPort_13', 'SocketTable_theirPort_14', 'SocketTable_theirPort_15', 'SocketTable_myPort_0', 'SocketTable_myPort_1', 'SocketTable_myPort_2', 'SocketTable_myPort_3', 'SocketTable_myPort_4', 'SocketTable_myPort_5', 'SocketTable_myPort_6', 'SocketTable_myPort_7', 'SocketTable_myPort_8', 'SocketTable_myPort_9', 'SocketTable_myPort_10', 'SocketTable_myPort_11', 'SocketTable_myPort_12', 'SocketTable_myPort_13', 'SocketTable_myPort_14', 'SocketTable_myPort_15', 'SocketTable_valid_0', 'SocketTable_valid_1', 'SocketTable_valid_2', 'SocketTable_valid_3', 'SocketTable_valid_4', 'SocketTable_valid_5', 'SocketTable_valid_6', 'SocketTable_valid_7', 'SocketTable_valid_8', 'SocketTable_valid_9', 'SocketTable_valid_10', 'SocketTable_valid_11', 'SocketTable_valid_12', 'SocketTable_valid_13', 'SocketTable_valid_14', 'SocketTable_valid_15', 'numberSockets' and 'ap_local_deadlock' to AXI-Lite port s_axilite.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 401.676 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udp -istop -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/vhdl/udp 
Execute         gen_rtl udp -istop -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/verilog/udp 
Execute         syn_report -csynth -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/udp_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/udp_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -model udp -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.adb 
Execute         db_write -model udp -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udp -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute         syn_report -designview -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks udp 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain udp 
INFO-FLOW: Model list for RTL component generation: entry_proc udpRxEngine TableHandler rxEngPacketDropper keep2len appGetMetaData udpTxEngine udp
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [udpRxEngine] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Handling components in module [TableHandler] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.compgen.tcl 
INFO-FLOW: Found component udp_mux_1616_32_1_1.
INFO-FLOW: Append model udp_mux_1616_32_1_1
INFO-FLOW: Found component udp_mux_1616_16_1_1.
INFO-FLOW: Append model udp_mux_1616_16_1_1
INFO-FLOW: Found component udp_mux_1616_1_1_1.
INFO-FLOW: Append model udp_mux_1616_1_1_1
INFO-FLOW: Handling components in module [rxEngPacketDropper] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Handling components in module [keep2len] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
INFO-FLOW: Handling components in module [appGetMetaData] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Handling components in module [udpTxEngine] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Found component udp_regslice_both.
INFO-FLOW: Append model udp_regslice_both
INFO-FLOW: Handling components in module [udp] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w32_d3_S.
INFO-FLOW: Append model udp_fifo_w32_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w16_d3_S.
INFO-FLOW: Append model udp_fifo_w16_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w1_d3_S.
INFO-FLOW: Append model udp_fifo_w1_d3_S
INFO-FLOW: Found component udp_fifo_w128_d32_A.
INFO-FLOW: Append model udp_fifo_w128_d32_A
INFO-FLOW: Found component udp_fifo_w1024_d256_A.
INFO-FLOW: Append model udp_fifo_w1024_d256_A
INFO-FLOW: Found component udp_fifo_w160_d32_A.
INFO-FLOW: Append model udp_fifo_w160_d32_A
INFO-FLOW: Found component udp_fifo_w16_d256_A.
INFO-FLOW: Append model udp_fifo_w16_d256_A
INFO-FLOW: Found component udp_fifo_w128_d32_A.
INFO-FLOW: Append model udp_fifo_w128_d32_A
INFO-FLOW: Found component udp_fifo_w1024_d256_A.
INFO-FLOW: Append model udp_fifo_w1024_d256_A
INFO-FLOW: Found component udp_fifo_w16_d256_A.
INFO-FLOW: Append model udp_fifo_w16_d256_A
INFO-FLOW: Found component udp_start_for_TableHandler_U0.
INFO-FLOW: Append model udp_start_for_TableHandler_U0
INFO-FLOW: Found component udp_start_for_rxEngPacketDropper_U0.
INFO-FLOW: Append model udp_start_for_rxEngPacketDropper_U0
INFO-FLOW: Found component udp_start_for_udpTxEngine_U0.
INFO-FLOW: Append model udp_start_for_udpTxEngine_U0
INFO-FLOW: Found component udp_s_axilite_s_axi.
INFO-FLOW: Append model udp_s_axilite_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model udpRxEngine
INFO-FLOW: Append model TableHandler
INFO-FLOW: Append model rxEngPacketDropper
INFO-FLOW: Append model keep2len
INFO-FLOW: Append model appGetMetaData
INFO-FLOW: Append model udpTxEngine
INFO-FLOW: Append model udp
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_mux_1616_32_1_1 udp_mux_1616_16_1_1 udp_mux_1616_1_1_1 udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_regslice_both udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w32_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w16_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w1_d3_S udp_fifo_w128_d32_A udp_fifo_w1024_d256_A udp_fifo_w160_d32_A udp_fifo_w16_d256_A udp_fifo_w128_d32_A udp_fifo_w1024_d256_A udp_fifo_w16_d256_A udp_start_for_TableHandler_U0 udp_start_for_rxEngPacketDropper_U0 udp_start_for_udpTxEngine_U0 udp_s_axilite_s_axi entry_proc udpRxEngine TableHandler rxEngPacketDropper keep2len appGetMetaData udpTxEngine udp
INFO-FLOW: Generating /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_mux_1616_32_1_1
INFO-FLOW: To file: write model udp_mux_1616_16_1_1
INFO-FLOW: To file: write model udp_mux_1616_1_1_1
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_regslice_both
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w32_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w16_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w1_d3_S
INFO-FLOW: To file: write model udp_fifo_w128_d32_A
INFO-FLOW: To file: write model udp_fifo_w1024_d256_A
INFO-FLOW: To file: write model udp_fifo_w160_d32_A
INFO-FLOW: To file: write model udp_fifo_w16_d256_A
INFO-FLOW: To file: write model udp_fifo_w128_d32_A
INFO-FLOW: To file: write model udp_fifo_w1024_d256_A
INFO-FLOW: To file: write model udp_fifo_w16_d256_A
INFO-FLOW: To file: write model udp_start_for_TableHandler_U0
INFO-FLOW: To file: write model udp_start_for_rxEngPacketDropper_U0
INFO-FLOW: To file: write model udp_start_for_udpTxEngine_U0
INFO-FLOW: To file: write model udp_s_axilite_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model udpRxEngine
INFO-FLOW: To file: write model TableHandler
INFO-FLOW: To file: write model rxEngPacketDropper
INFO-FLOW: To file: write model keep2len
INFO-FLOW: To file: write model appGetMetaData
INFO-FLOW: To file: write model udpTxEngine
INFO-FLOW: To file: write model udp
INFO-FLOW: Generating /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/vlog' tclDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db' modelList='udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_mux_1616_32_1_1
udp_mux_1616_16_1_1
udp_mux_1616_1_1_1
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w128_d32_A
udp_fifo_w1024_d256_A
udp_fifo_w160_d32_A
udp_fifo_w16_d256_A
udp_fifo_w128_d32_A
udp_fifo_w1024_d256_A
udp_fifo_w16_d256_A
udp_start_for_TableHandler_U0
udp_start_for_rxEngPacketDropper_U0
udp_start_for_udpTxEngine_U0
udp_s_axilite_s_axi
entry_proc
udpRxEngine
TableHandler
rxEngPacketDropper
keep2len
appGetMetaData
udpTxEngine
udp
' expOnly='0'
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_0_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_1_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_2_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_3_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_4_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_5_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_6_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_7_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_8_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_9_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_10_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_11_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_12_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_13_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_14_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_15_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_0_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_1_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_2_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_3_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_4_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_5_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_6_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_7_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_8_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_9_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_10_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_11_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_12_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_13_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_14_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_15_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_0_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_1_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_2_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_3_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_4_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_5_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_6_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_7_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_8_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_9_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_10_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_11_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_12_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_13_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_14_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_15_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_0_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_1_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_2_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_3_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_4_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_5_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_6_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_7_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_8_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_9_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_10_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_11_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_12_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_13_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_14_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_15_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ureMetaData_U(udp_fifo_w128_d32_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ureDataPayload_U(udp_fifo_w1024_d256_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rthDropFifo_U(udp_fifo_w160_d32_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agmdIdOut_U(udp_fifo_w16_d256_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'txthMetaData_U(udp_fifo_w128_d32_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agmdDataOut_U(udp_fifo_w1024_d256_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agmdpayloadLenOut_U(udp_fifo_w16_d256_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_TableHandler_U0_U(udp_start_for_TableHandler_U0)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rxEngPacketDropper_U0_U(udp_start_for_rxEngPacketDropper_U0)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_udpTxEngine_U0_U(udp_start_for_udpTxEngine_U0)' using Shift Registers.
Execute           source ./s_axilite.slave.tcl 
Command         ap_source done; 1.02 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 408.766 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name udpRxEngine
INFO-FLOW: No bind nodes found for module_name TableHandler
INFO-FLOW: No bind nodes found for module_name rxEngPacketDropper
INFO-FLOW: No bind nodes found for module_name keep2len
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_mux_1616_32_1_1
udp_mux_1616_16_1_1
udp_mux_1616_1_1_1
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w128_d32_A
udp_fifo_w1024_d256_A
udp_fifo_w160_d32_A
udp_fifo_w16_d256_A
udp_fifo_w128_d32_A
udp_fifo_w1024_d256_A
udp_fifo_w16_d256_A
udp_start_for_TableHandler_U0
udp_start_for_rxEngPacketDropper_U0
udp_start_for_udpTxEngine_U0
udp_s_axilite_s_axi
entry_proc
udpRxEngine
TableHandler
rxEngPacketDropper
keep2len
appGetMetaData
udpTxEngine
udp
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute         sc_get_clocks udp 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME s_axilite_s_axi_U SOURCE {} VARIABLE {} MODULE udp LOOP {} BUNDLEDNAME s_axilite DSP 0 BRAM 0 URAM 0}' bind_report_dict='TOP udp DATA {udp {DEPTH 1 CHILDREN {udpRxEngine entry_proc TableHandler appGetMetaData rxEngPacketDropper udpTxEngine} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_15_c_U SOURCE {} VARIABLE SocketTable_valid_15_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_14_c_U SOURCE {} VARIABLE SocketTable_valid_14_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_13_c_U SOURCE {} VARIABLE SocketTable_valid_13_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_12_c_U SOURCE {} VARIABLE SocketTable_valid_12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_11_c_U SOURCE {} VARIABLE SocketTable_valid_11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_10_c_U SOURCE {} VARIABLE SocketTable_valid_10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_9_c_U SOURCE {} VARIABLE SocketTable_valid_9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_8_c_U SOURCE {} VARIABLE SocketTable_valid_8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_7_c_U SOURCE {} VARIABLE SocketTable_valid_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_6_c_U SOURCE {} VARIABLE SocketTable_valid_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_5_c_U SOURCE {} VARIABLE SocketTable_valid_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_4_c_U SOURCE {} VARIABLE SocketTable_valid_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_3_c_U SOURCE {} VARIABLE SocketTable_valid_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_2_c_U SOURCE {} VARIABLE SocketTable_valid_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_1_c_U SOURCE {} VARIABLE SocketTable_valid_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_valid_0_c_U SOURCE {} VARIABLE SocketTable_valid_0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_15_c_U SOURCE {} VARIABLE SocketTable_myPort_15_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_14_c_U SOURCE {} VARIABLE SocketTable_myPort_14_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_13_c_U SOURCE {} VARIABLE SocketTable_myPort_13_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_12_c_U SOURCE {} VARIABLE SocketTable_myPort_12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_11_c_U SOURCE {} VARIABLE SocketTable_myPort_11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_10_c_U SOURCE {} VARIABLE SocketTable_myPort_10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_9_c_U SOURCE {} VARIABLE SocketTable_myPort_9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_8_c_U SOURCE {} VARIABLE SocketTable_myPort_8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_7_c_U SOURCE {} VARIABLE SocketTable_myPort_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_6_c_U SOURCE {} VARIABLE SocketTable_myPort_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_5_c_U SOURCE {} VARIABLE SocketTable_myPort_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_4_c_U SOURCE {} VARIABLE SocketTable_myPort_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_3_c_U SOURCE {} VARIABLE SocketTable_myPort_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_2_c_U SOURCE {} VARIABLE SocketTable_myPort_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_1_c_U SOURCE {} VARIABLE SocketTable_myPort_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_myPort_0_c_U SOURCE {} VARIABLE SocketTable_myPort_0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_15_c_U SOURCE {} VARIABLE SocketTable_theirPort_15_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_14_c_U SOURCE {} VARIABLE SocketTable_theirPort_14_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_13_c_U SOURCE {} VARIABLE SocketTable_theirPort_13_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_12_c_U SOURCE {} VARIABLE SocketTable_theirPort_12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_11_c_U SOURCE {} VARIABLE SocketTable_theirPort_11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_10_c_U SOURCE {} VARIABLE SocketTable_theirPort_10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_9_c_U SOURCE {} VARIABLE SocketTable_theirPort_9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_8_c_U SOURCE {} VARIABLE SocketTable_theirPort_8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_7_c_U SOURCE {} VARIABLE SocketTable_theirPort_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_6_c_U SOURCE {} VARIABLE SocketTable_theirPort_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_5_c_U SOURCE {} VARIABLE SocketTable_theirPort_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_4_c_U SOURCE {} VARIABLE SocketTable_theirPort_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_3_c_U SOURCE {} VARIABLE SocketTable_theirPort_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_2_c_U SOURCE {} VARIABLE SocketTable_theirPort_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_1_c_U SOURCE {} VARIABLE SocketTable_theirPort_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirPort_0_c_U SOURCE {} VARIABLE SocketTable_theirPort_0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_15_c_U SOURCE {} VARIABLE SocketTable_theirIP_15_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_14_c_U SOURCE {} VARIABLE SocketTable_theirIP_14_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_13_c_U SOURCE {} VARIABLE SocketTable_theirIP_13_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_12_c_U SOURCE {} VARIABLE SocketTable_theirIP_12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_11_c_U SOURCE {} VARIABLE SocketTable_theirIP_11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_10_c_U SOURCE {} VARIABLE SocketTable_theirIP_10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_9_c_U SOURCE {} VARIABLE SocketTable_theirIP_9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_8_c_U SOURCE {} VARIABLE SocketTable_theirIP_8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_7_c_U SOURCE {} VARIABLE SocketTable_theirIP_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_6_c_U SOURCE {} VARIABLE SocketTable_theirIP_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_5_c_U SOURCE {} VARIABLE SocketTable_theirIP_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_4_c_U SOURCE {} VARIABLE SocketTable_theirIP_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_3_c_U SOURCE {} VARIABLE SocketTable_theirIP_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_2_c_U SOURCE {} VARIABLE SocketTable_theirIP_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_1_c_U SOURCE {} VARIABLE SocketTable_theirIP_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SocketTable_theirIP_0_c_U SOURCE {} VARIABLE SocketTable_theirIP_0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME myIpAddress_c_U SOURCE {} VARIABLE myIpAddress_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 60 URAM 0}} udpRxEngine {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} TableHandler {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} appGetMetaData {DEPTH 2 CHILDREN keep2len BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_208_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_224_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} keep2len {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} rxEngPacketDropper {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} udpTxEngine {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_526_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_538_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.97 seconds; current allocated memory: 416.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for udp.
INFO: [VLOG 209-307] Generating Verilog RTL for udp.
Execute         syn_report -model udp -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 443.85 MHz
Command       autosyn done; 12.33 sec.
Command     csynth_design done; 36.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.65 seconds. CPU system time: 3.01 seconds. Elapsed time: 36.86 seconds; current allocated memory: -725.070 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=udp xml_exists=0
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to udp
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=87
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=107 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_mux_1616_32_1_1
udp_mux_1616_16_1_1
udp_mux_1616_1_1_1
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_regslice_both
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w32_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w16_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w1_d3_S
udp_fifo_w128_d32_A
udp_fifo_w1024_d256_A
udp_fifo_w160_d32_A
udp_fifo_w16_d256_A
udp_fifo_w128_d32_A
udp_fifo_w1024_d256_A
udp_fifo_w16_d256_A
udp_start_for_TableHandler_U0
udp_start_for_rxEngPacketDropper_U0
udp_start_for_udpTxEngine_U0
udp_s_axilite_s_axi
entry_proc
udpRxEngine
TableHandler
rxEngPacketDropper
keep2len
appGetMetaData
udpTxEngine
udp
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/TableHandler.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute       sc_get_clocks udp 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to udp
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=udp
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s UDP_prj/ultrascale_plus/impl/export.zip 
INFO: [HLS 200-802] Generated output file UDP_prj/ultrascale_plus/impl/export.zip
Command     export_design done; 23.1 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.73 seconds. CPU system time: 1.81 seconds. Elapsed time: 23.1 seconds; current allocated memory: 9.223 MB.
Execute     cleanup_all 
