Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug 11 17:22:35 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.293        0.000                      0                51360        0.045        0.000                      0                51360        4.232        0.000                       0                 37363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.293        0.000                      0                51360        0.045        0.000                      0                51360        4.232        0.000                       0                 37363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[2]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.850ns (9.938%)  route 7.703ns (90.062%))
  Logic Levels:           8  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 14.219 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.556     4.687    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X106Y301       FDRE                                         r  interconnect/snp_res_fifo/Head_reg[2]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y301       FDRE (Prop_fdre_C_Q)         0.259     4.946 r  interconnect/snp_res_fifo/Head_reg[2]_rep__15/Q
                         net (fo=118, routed)         2.045     6.991    interconnect/snp_res_fifo/Head_reg[2]_rep__15_n_0
    SLICE_X68Y245        LUT3 (Prop_lut3_I1_O)        0.054     7.045 f  interconnect/snp_res_fifo/Memory[12][msg][adr][29]_i_2/O
                         net (fo=6, routed)           1.836     8.881    interconnect/snp_res_fifo/Memory[12][msg][adr][29]_i_2_n_0
    SLICE_X73Y322        LUT6 (Prop_lut6_I5_O)        0.137     9.018 r  interconnect/snp_res_fifo/Memory[108][msg][adr][31]_i_2/O
                         net (fo=28, routed)          1.377    10.395    interconnect/snp_res_fifo/Memory[108][msg][adr][31]_i_2_n_0
    SLICE_X115Y307       LUT3 (Prop_lut3_I1_O)        0.043    10.438 r  interconnect/snp_res_fifo/Memory[108][msg][adr][18]_i_1/O
                         net (fo=2, routed)           0.337    10.775    interconnect/snp_res_fifo/Memory[108][msg][adr][18]_i_1_n_0
    SLICE_X116Y307       LUT6 (Prop_lut6_I5_O)        0.043    10.818 r  interconnect/snp_res_fifo/DataOut[msg][adr][18]_i_91/O
                         net (fo=1, routed)           0.000    10.818    interconnect/snp_res_fifo/DataOut[msg][adr][18]_i_91_n_0
    SLICE_X116Y307       MUXF7 (Prop_muxf7_I1_O)      0.103    10.921 r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]_i_39/O
                         net (fo=1, routed)           0.000    10.921    interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]_i_39_n_0
    SLICE_X116Y307       MUXF8 (Prop_muxf8_I1_O)      0.043    10.964 r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]_i_13/O
                         net (fo=1, routed)           0.455    11.419    interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]_i_13_n_0
    SLICE_X115Y309       LUT6 (Prop_lut6_I1_O)        0.125    11.544 r  interconnect/snp_res_fifo/DataOut[msg][adr][18]_i_4/O
                         net (fo=1, routed)           1.653    13.197    interconnect/snp_res_fifo/DataOut[msg][adr][18]_i_4_n_0
    SLICE_X68Y341        LUT6 (Prop_lut6_I3_O)        0.043    13.240 r  interconnect/snp_res_fifo/DataOut[msg][adr][18]_i_1/O
                         net (fo=1, routed)           0.000    13.240    interconnect/snp_res_fifo/Memory[0][msg][adr][18]
    SLICE_X68Y341        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.331    14.219    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X68Y341        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]/C
                         clock pessimism              0.315    14.535    
                         clock uncertainty           -0.035    14.499    
    SLICE_X68Y341        FDRE (Setup_fdre_C_D)        0.034    14.533    interconnect/snp_res_fifo/DataOut_reg[msg][adr][18]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 0.869ns (10.893%)  route 7.109ns (89.107%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.556     4.687    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X108Y306       FDRE                                         r  interconnect/snp_res_fifo/Head_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDRE (Prop_fdre_C_Q)         0.259     4.946 r  interconnect/snp_res_fifo/Head_reg[4]_rep__5/Q
                         net (fo=121, routed)         3.149     8.095    interconnect/snp_res_fifo/Head_reg[4]_rep__5_n_0
    SLICE_X53Y242        LUT2 (Prop_lut2_I0_O)        0.043     8.138 r  interconnect/snp_res_fifo/Memory[238][msg][dat][27]_i_3/O
                         net (fo=117, routed)         2.530    10.668    interconnect/snp_res_fifo/Memory[238][msg][dat][27]_i_3_n_0
    SLICE_X108Y225       LUT6 (Prop_lut6_I0_O)        0.043    10.711 r  interconnect/snp_res_fifo/Memory[167][msg][dat][24]_i_2/O
                         net (fo=1, routed)           0.164    10.874    interconnect/snp_res_fifo/Memory[167][msg][dat][24]_i_2_n_0
    SLICE_X108Y225       LUT6 (Prop_lut6_I1_O)        0.043    10.917 r  interconnect/snp_res_fifo/Memory[167][msg][dat][24]_i_1/O
                         net (fo=2, routed)           0.461    11.379    interconnect/snp_res_fifo/data167__0[24]
    SLICE_X106Y225       LUT6 (Prop_lut6_I0_O)        0.043    11.422 r  interconnect/snp_res_fifo/DataOut[msg][dat][24]_i_93/O
                         net (fo=1, routed)           0.000    11.422    interconnect/snp_res_fifo/DataOut[msg][dat][24]_i_93_n_0
    SLICE_X106Y225       MUXF7 (Prop_muxf7_I1_O)      0.117    11.539 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_42/O
                         net (fo=1, routed)           0.000    11.539    interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_42_n_0
    SLICE_X106Y225       MUXF8 (Prop_muxf8_I0_O)      0.046    11.585 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_17/O
                         net (fo=1, routed)           0.804    12.389    interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_17_n_0
    SLICE_X103Y233       LUT6 (Prop_lut6_I1_O)        0.125    12.514 r  interconnect/snp_res_fifo/DataOut[msg][dat][24]_i_6/O
                         net (fo=1, routed)           0.000    12.514    interconnect/snp_res_fifo/DataOut[msg][dat][24]_i_6_n_0
    SLICE_X103Y233       MUXF7 (Prop_muxf7_I0_O)      0.107    12.621 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_3/O
                         net (fo=1, routed)           0.000    12.621    interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_3_n_0
    SLICE_X103Y233       MUXF8 (Prop_muxf8_I1_O)      0.043    12.664 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]_i_1/O
                         net (fo=1, routed)           0.000    12.664    interconnect/snp_res_fifo/Memory[0][msg][dat][24]
    SLICE_X103Y233       FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.084    13.972    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X103Y233       FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]/C
                         clock pessimism              0.255    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X103Y233       FDRE (Setup_fdre_C_D)        0.048    14.240    interconnect/snp_res_fifo/DataOut_reg[msg][dat][24]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 0.866ns (10.656%)  route 7.261ns (89.344%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 13.958 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.382     4.513    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X89Y259        FDRE                                         r  interconnect/snp_res_fifo/Head_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y259        FDRE (Prop_fdre_C_Q)         0.204     4.717 r  interconnect/snp_res_fifo/Head_reg[3]_rep__5/Q
                         net (fo=113, routed)         1.984     6.701    interconnect/snp_res_fifo/Head_reg[3]_rep__5_n_0
    SLICE_X95Y299        LUT3 (Prop_lut3_I2_O)        0.123     6.824 f  interconnect/snp_res_fifo/Memory[65][msg][dat][31]_i_3/O
                         net (fo=90, routed)          3.929    10.753    interconnect/snp_res_fifo/Memory[65][msg][dat][31]_i_3_n_0
    SLICE_X46Y243        LUT6 (Prop_lut6_I0_O)        0.043    10.796 r  interconnect/snp_res_fifo/Memory[65][msg][dat][11]_i_1/O
                         net (fo=2, routed)           0.558    11.354    interconnect/snp_res_fifo/Memory[65][msg][dat][11]_i_1_n_0
    SLICE_X46Y246        LUT6 (Prop_lut6_I3_O)        0.043    11.397 r  interconnect/snp_res_fifo/DataOut[msg][dat][11]_i_86/O
                         net (fo=1, routed)           0.000    11.397    interconnect/snp_res_fifo/DataOut[msg][dat][11]_i_86_n_0
    SLICE_X46Y246        MUXF7 (Prop_muxf7_I0_O)      0.115    11.512 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_38/O
                         net (fo=1, routed)           0.000    11.512    interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_38_n_0
    SLICE_X46Y246        MUXF8 (Prop_muxf8_I0_O)      0.046    11.558 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_15/O
                         net (fo=1, routed)           0.790    12.348    interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_15_n_0
    SLICE_X57Y235        LUT6 (Prop_lut6_I5_O)        0.125    12.473 r  interconnect/snp_res_fifo/DataOut[msg][dat][11]_i_5/O
                         net (fo=1, routed)           0.000    12.473    interconnect/snp_res_fifo/DataOut[msg][dat][11]_i_5_n_0
    SLICE_X57Y235        MUXF7 (Prop_muxf7_I1_O)      0.122    12.595 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_2/O
                         net (fo=1, routed)           0.000    12.595    interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_2_n_0
    SLICE_X57Y235        MUXF8 (Prop_muxf8_I0_O)      0.045    12.640 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]_i_1/O
                         net (fo=1, routed)           0.000    12.640    interconnect/snp_res_fifo/Memory[0][msg][dat][11]
    SLICE_X57Y235        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.070    13.958    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X57Y235        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]/C
                         clock pessimism              0.255    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X57Y235        FDRE (Setup_fdre_C_D)        0.048    14.226    interconnect/snp_res_fifo/DataOut_reg[msg][dat][11]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 0.868ns (10.936%)  route 7.069ns (89.064%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 13.965 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.556     4.687    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X110Y306       FDRE                                         r  interconnect/snp_res_fifo/Head_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y306       FDRE (Prop_fdre_C_Q)         0.259     4.946 f  interconnect/snp_res_fifo/Head_reg[4]_rep__6/Q
                         net (fo=121, routed)         2.846     7.792    interconnect/snp_res_fifo/Head_reg[4]_rep__6_n_0
    SLICE_X74Y242        LUT2 (Prop_lut2_I0_O)        0.043     7.835 r  interconnect/snp_res_fifo/Memory[255][msg][dat][5]_i_3/O
                         net (fo=128, routed)         2.341    10.175    interconnect/snp_res_fifo/Memory[255][msg][dat][5]_i_3_n_0
    SLICE_X108Y211       LUT6 (Prop_lut6_I0_O)        0.043    10.218 r  interconnect/snp_res_fifo/Memory[243][msg][dat][2]_i_2/O
                         net (fo=1, routed)           0.194    10.413    interconnect/snp_res_fifo/Memory[243][msg][dat][2]_i_2_n_0
    SLICE_X108Y211       LUT6 (Prop_lut6_I0_O)        0.043    10.456 r  interconnect/snp_res_fifo/Memory[243][msg][dat][2]_i_1/O
                         net (fo=2, routed)           0.547    11.002    interconnect/snp_res_fifo/Memory[243][msg][dat][2]_i_1_n_0
    SLICE_X108Y213       LUT6 (Prop_lut6_I0_O)        0.043    11.045 r  interconnect/snp_res_fifo/DataOut[msg][dat][2]_i_104/O
                         net (fo=1, routed)           0.000    11.045    interconnect/snp_res_fifo/DataOut[msg][dat][2]_i_104_n_0
    SLICE_X108Y213       MUXF7 (Prop_muxf7_I0_O)      0.115    11.160 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_48/O
                         net (fo=1, routed)           0.000    11.160    interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_48_n_0
    SLICE_X108Y213       MUXF8 (Prop_muxf8_I0_O)      0.046    11.206 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_20/O
                         net (fo=1, routed)           1.142    12.348    interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_20_n_0
    SLICE_X91Y230        LUT6 (Prop_lut6_I0_O)        0.125    12.473 r  interconnect/snp_res_fifo/DataOut[msg][dat][2]_i_7/O
                         net (fo=1, routed)           0.000    12.473    interconnect/snp_res_fifo/DataOut[msg][dat][2]_i_7_n_0
    SLICE_X91Y230        MUXF7 (Prop_muxf7_I1_O)      0.108    12.581 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_3/O
                         net (fo=1, routed)           0.000    12.581    interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_3_n_0
    SLICE_X91Y230        MUXF8 (Prop_muxf8_I1_O)      0.043    12.624 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]_i_1/O
                         net (fo=1, routed)           0.000    12.624    interconnect/snp_res_fifo/Memory[0][msg][dat][2]
    SLICE_X91Y230        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.077    13.965    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X91Y230        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]/C
                         clock pessimism              0.255    14.221    
                         clock uncertainty           -0.035    14.185    
    SLICE_X91Y230        FDRE (Setup_fdre_C_D)        0.048    14.233    interconnect/snp_res_fifo/DataOut_reg[msg][dat][2]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 0.481ns (6.124%)  route 7.373ns (93.876%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.382     4.513    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X89Y259        FDRE                                         r  interconnect/snp_res_fifo/Head_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y259        FDRE (Prop_fdre_C_Q)         0.223     4.736 r  interconnect/snp_res_fifo/Head_reg[3]_rep__6/Q
                         net (fo=113, routed)         1.850     6.586    interconnect/snp_res_fifo/Head_reg[3]_rep__6_n_0
    SLICE_X108Y285       LUT6 (Prop_lut6_I1_O)        0.043     6.629 f  interconnect/snp_res_fifo/Memory[0][hit]_i_8/O
                         net (fo=13, routed)          0.218     6.846    interconnect/snp_res_fifo/Memory[0][hit]_i_8_n_0
    SLICE_X108Y284       LUT6 (Prop_lut6_I3_O)        0.043     6.889 r  interconnect/snp_res_fifo/Memory[9][hit]_i_2/O
                         net (fo=97, routed)          0.645     7.534    interconnect/snp_res_fifo/Memory[9][hit]_i_2_n_0
    SLICE_X122Y289       LUT3 (Prop_lut3_I0_O)        0.043     7.577 r  interconnect/snp_res_fifo/Memory[64][hit]_i_2/O
                         net (fo=95, routed)          0.820     8.397    interconnect/snp_res_fifo/Memory[64][hit]_i_2_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.043     8.440 r  interconnect/snp_res_fifo/DataOut[msg][tag][7]_i_10/O
                         net (fo=3, routed)           0.470     8.910    interconnect/snp_res_fifo/DataOut[msg][tag][7]_i_10_n_0
    SLICE_X105Y286       LUT6 (Prop_lut6_I2_O)        0.043     8.953 f  interconnect/snp_res_fifo/DataOut[msg][tag][7]_i_4/O
                         net (fo=25, routed)          0.683     9.636    interconnect/snp_res_fifo/DataOut[msg][tag][7]_i_4_n_0
    SLICE_X105Y297       LUT2 (Prop_lut2_I0_O)        0.043     9.679 r  interconnect/snp_res_fifo/DataOut[msg][tag][7]_i_2/O
                         net (fo=78, routed)          2.687    12.366    interconnect/snp_res_fifo/DataOut[msg][tag][7]_i_2_n_0
    SLICE_X56Y228        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.063    13.951    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X56Y228        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][17]/C
                         clock pessimism              0.255    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X56Y228        FDRE (Setup_fdre_C_CE)      -0.178    13.993    interconnect/snp_res_fifo/DataOut_reg[msg][dat][17]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 0.868ns (10.985%)  route 7.033ns (89.015%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 13.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.556     4.687    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X110Y306       FDRE                                         r  interconnect/snp_res_fifo/Head_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y306       FDRE (Prop_fdre_C_Q)         0.259     4.946 r  interconnect/snp_res_fifo/Head_reg[4]_rep__6/Q
                         net (fo=121, routed)         2.570     7.516    interconnect/snp_res_fifo/Head_reg[4]_rep__6_n_0
    SLICE_X67Y258        LUT2 (Prop_lut2_I0_O)        0.043     7.559 r  interconnect/snp_res_fifo/Memory[69][msg][dat][18]_i_3/O
                         net (fo=140, routed)         2.370     9.929    interconnect/snp_res_fifo/Memory[69][msg][dat][18]_i_3_n_0
    SLICE_X77Y206        LUT6 (Prop_lut6_I0_O)        0.043     9.972 r  interconnect/snp_res_fifo/Memory[193][msg][dat][15]_i_2/O
                         net (fo=1, routed)           0.450    10.422    interconnect/snp_res_fifo/Memory[193][msg][dat][15]_i_2_n_0
    SLICE_X77Y206        LUT6 (Prop_lut6_I0_O)        0.043    10.465 r  interconnect/snp_res_fifo/Memory[193][msg][dat][15]_i_1/O
                         net (fo=2, routed)           0.418    10.883    interconnect/snp_res_fifo/Memory[193][msg][dat][15]_i_1_n_0
    SLICE_X79Y207        LUT6 (Prop_lut6_I3_O)        0.043    10.926 r  interconnect/snp_res_fifo/DataOut[msg][dat][15]_i_116/O
                         net (fo=1, routed)           0.000    10.926    interconnect/snp_res_fifo/DataOut[msg][dat][15]_i_116_n_0
    SLICE_X79Y207        MUXF7 (Prop_muxf7_I0_O)      0.120    11.046 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_54/O
                         net (fo=1, routed)           0.000    11.046    interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_54_n_0
    SLICE_X79Y207        MUXF8 (Prop_muxf8_I0_O)      0.045    11.091 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_23/O
                         net (fo=1, routed)           1.225    12.316    interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_23_n_0
    SLICE_X66Y237        LUT6 (Prop_lut6_I5_O)        0.126    12.442 r  interconnect/snp_res_fifo/DataOut[msg][dat][15]_i_7/O
                         net (fo=1, routed)           0.000    12.442    interconnect/snp_res_fifo/DataOut[msg][dat][15]_i_7_n_0
    SLICE_X66Y237        MUXF7 (Prop_muxf7_I1_O)      0.103    12.545 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_3/O
                         net (fo=1, routed)           0.000    12.545    interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_3_n_0
    SLICE_X66Y237        MUXF8 (Prop_muxf8_I1_O)      0.043    12.588 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]_i_1/O
                         net (fo=1, routed)           0.000    12.588    interconnect/snp_res_fifo/Memory[0][msg][dat][15]
    SLICE_X66Y237        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.069    13.957    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X66Y237        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]/C
                         clock pessimism              0.255    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X66Y237        FDRE (Setup_fdre_C_D)        0.076    14.253    interconnect/snp_res_fifo/DataOut_reg[msg][dat][15]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.982ns (12.170%)  route 7.087ns (87.830%))
  Logic Levels:           10  (LUT4=3 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.536     4.667    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  interconnect/snp_res_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_fdre_C_Q)         0.223     4.890 r  interconnect/snp_res_fifo/Tail_reg[0]/Q
                         net (fo=5934, routed)        1.082     5.971    interconnect/snp_res_fifo/Tail_reg_n_0_[0]
    SLICE_X101Y296       LUT4 (Prop_lut4_I2_O)        0.054     6.025 r  interconnect/snp_res_fifo/Memory[255][msg][dat][31]_i_10/O
                         net (fo=8, routed)           0.337     6.363    interconnect/snp_res_fifo/Memory[255][msg][dat][31]_i_10_n_0
    SLICE_X101Y290       LUT6 (Prop_lut6_I2_O)        0.137     6.500 r  interconnect/snp_res_fifo/Memory[238][msg][dat][31]_i_3/O
                         net (fo=1043, routed)        2.116     8.615    interconnect/snp_res_fifo/Memory[238][msg][dat][31]_i_3_n_0
    SLICE_X97Y213        LUT4 (Prop_lut4_I2_O)        0.043     8.658 r  interconnect/snp_res_fifo/Memory[200][msg][dat][31]_i_2/O
                         net (fo=132, routed)         2.270    10.928    interconnect/snp_res_fifo/Memory[200][msg][dat][31]_i_2_n_0
    SLICE_X54Y267        LUT4 (Prop_lut4_I1_O)        0.043    10.971 r  interconnect/snp_res_fifo/Memory[244][msg][dat][31]_i_1/O
                         net (fo=2, routed)           0.350    11.321    interconnect/snp_res_fifo/Memory[244][msg][dat][31]_i_1_n_0
    SLICE_X55Y267        LUT6 (Prop_lut6_I5_O)        0.043    11.364 r  interconnect/snp_res_fifo/DataOut[msg][dat][31]_i_105/O
                         net (fo=1, routed)           0.000    11.364    interconnect/snp_res_fifo/DataOut[msg][dat][31]_i_105_n_0
    SLICE_X55Y267        MUXF7 (Prop_muxf7_I1_O)      0.122    11.486 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_48/O
                         net (fo=1, routed)           0.000    11.486    interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_48_n_0
    SLICE_X55Y267        MUXF8 (Prop_muxf8_I0_O)      0.045    11.531 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_20/O
                         net (fo=1, routed)           0.933    12.464    interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_20_n_0
    SLICE_X74Y257        LUT6 (Prop_lut6_I0_O)        0.126    12.590 r  interconnect/snp_res_fifo/DataOut[msg][dat][31]_i_7/O
                         net (fo=1, routed)           0.000    12.590    interconnect/snp_res_fifo/DataOut[msg][dat][31]_i_7_n_0
    SLICE_X74Y257        MUXF7 (Prop_muxf7_I1_O)      0.103    12.693 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_3/O
                         net (fo=1, routed)           0.000    12.693    interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_3_n_0
    SLICE_X74Y257        MUXF8 (Prop_muxf8_I1_O)      0.043    12.736 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]_i_1/O
                         net (fo=1, routed)           0.000    12.736    interconnect/snp_res_fifo/Memory[0][msg][dat][31]
    SLICE_X74Y257        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.201    14.089    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X74Y257        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]/C
                         clock pessimism              0.285    14.375    
                         clock uncertainty           -0.035    14.339    
    SLICE_X74Y257        FDRE (Setup_fdre_C_D)        0.076    14.415    interconnect/snp_res_fifo/DataOut_reg[msg][dat][31]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 1.134ns (13.909%)  route 7.019ns (86.091%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.536     4.667    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  interconnect/snp_res_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_fdre_C_Q)         0.223     4.890 r  interconnect/snp_res_fifo/Tail_reg[0]/Q
                         net (fo=5934, routed)        1.082     5.971    interconnect/snp_res_fifo/Tail_reg_n_0_[0]
    SLICE_X101Y296       LUT4 (Prop_lut4_I2_O)        0.054     6.025 r  interconnect/snp_res_fifo/Memory[255][msg][dat][31]_i_10/O
                         net (fo=8, routed)           0.387     6.413    interconnect/snp_res_fifo/Memory[255][msg][dat][31]_i_10_n_0
    SLICE_X101Y290       LUT6 (Prop_lut6_I2_O)        0.137     6.550 r  interconnect/snp_res_fifo/Memory[138][msg][dat][28]_i_2/O
                         net (fo=1047, routed)        0.756     7.305    interconnect/snp_res_fifo/Memory[138][msg][dat][28]_i_2_n_0
    SLICE_X78Y279        LUT3 (Prop_lut3_I1_O)        0.045     7.350 f  interconnect/snp_res_fifo/Memory[176][msg][adr][31]_i_3/O
                         net (fo=2, routed)           1.164     8.514    interconnect/snp_res_fifo/Memory[176][msg][adr][31]_i_3_n_0
    SLICE_X78Y315        LUT6 (Prop_lut6_I5_O)        0.132     8.646 r  interconnect/snp_res_fifo/Memory[199][msg][adr][31]_i_2/O
                         net (fo=28, routed)          1.517    10.163    interconnect/snp_res_fifo/Memory[199][msg][adr][31]_i_2_n_0
    SLICE_X122Y327       LUT3 (Prop_lut3_I1_O)        0.043    10.206 r  interconnect/snp_res_fifo/Memory[199][msg][adr][26]_i_1/O
                         net (fo=2, routed)           0.399    10.606    interconnect/snp_res_fifo/Memory[199][msg][adr][26]_i_1_n_0
    SLICE_X118Y326       LUT6 (Prop_lut6_I0_O)        0.043    10.649 r  interconnect/snp_res_fifo/DataOut[msg][adr][26]_i_59/O
                         net (fo=1, routed)           0.000    10.649    interconnect/snp_res_fifo/DataOut[msg][adr][26]_i_59_n_0
    SLICE_X118Y326       MUXF7 (Prop_muxf7_I1_O)      0.103    10.752 r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]_i_23/O
                         net (fo=1, routed)           0.349    11.101    interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]_i_23_n_0
    SLICE_X119Y326       LUT6 (Prop_lut6_I5_O)        0.123    11.224 r  interconnect/snp_res_fifo/DataOut[msg][adr][26]_i_6/O
                         net (fo=1, routed)           0.000    11.224    interconnect/snp_res_fifo/DataOut[msg][adr][26]_i_6_n_0
    SLICE_X119Y326       MUXF7 (Prop_muxf7_I0_O)      0.107    11.331 r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]_i_2/O
                         net (fo=1, routed)           1.365    12.696    interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]_i_2_n_0
    SLICE_X71Y327        LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  interconnect/snp_res_fifo/DataOut[msg][adr][26]_i_1/O
                         net (fo=1, routed)           0.000    12.820    interconnect/snp_res_fifo/Memory[0][msg][adr][26]
    SLICE_X71Y327        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.320    14.208    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X71Y327        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]/C
                         clock pessimism              0.315    14.524    
                         clock uncertainty           -0.035    14.488    
    SLICE_X71Y327        FDRE (Setup_fdre_C_D)        0.034    14.522    interconnect/snp_res_fifo/DataOut_reg[msg][adr][26]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.963ns (12.260%)  route 6.892ns (87.740%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 13.960 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.536     4.667    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X83Y312        FDRE                                         r  interconnect/snp_res_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y312        FDRE (Prop_fdre_C_Q)         0.223     4.890 r  interconnect/snp_res_fifo/Tail_reg[0]/Q
                         net (fo=5934, routed)        1.082     5.971    interconnect/snp_res_fifo/Tail_reg_n_0_[0]
    SLICE_X101Y296       LUT4 (Prop_lut4_I2_O)        0.054     6.025 r  interconnect/snp_res_fifo/Memory[255][msg][dat][31]_i_10/O
                         net (fo=8, routed)           0.388     6.414    interconnect/snp_res_fifo/Memory[255][msg][dat][31]_i_10_n_0
    SLICE_X101Y290       LUT6 (Prop_lut6_I2_O)        0.137     6.551 r  interconnect/snp_res_fifo/Memory[22][msg][adr][31]_i_3/O
                         net (fo=1047, routed)        2.041     8.592    interconnect/snp_res_fifo/Head1
    SLICE_X55Y243        LUT4 (Prop_lut4_I2_O)        0.043     8.635 r  interconnect/snp_res_fifo/Memory[200][msg][dat][9]_i_2/O
                         net (fo=60, routed)          1.967    10.602    interconnect/snp_res_fifo/Memory[200][msg][dat][9]_i_2_n_0
    SLICE_X99Y210        LUT5 (Prop_lut5_I1_O)        0.043    10.645 r  interconnect/snp_res_fifo/Memory[248][msg][dat][5]_i_1/O
                         net (fo=2, routed)           0.345    10.990    interconnect/snp_res_fifo/Memory[248][msg][dat][5]_i_1_n_0
    SLICE_X98Y208        LUT6 (Prop_lut6_I5_O)        0.043    11.033 r  interconnect/snp_res_fifo/DataOut[msg][dat][5]_i_108/O
                         net (fo=1, routed)           0.000    11.033    interconnect/snp_res_fifo/DataOut[msg][dat][5]_i_108_n_0
    SLICE_X98Y208        MUXF7 (Prop_muxf7_I0_O)      0.101    11.134 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_49/O
                         net (fo=1, routed)           0.000    11.134    interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_49_n_0
    SLICE_X98Y208        MUXF8 (Prop_muxf8_I1_O)      0.043    11.177 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_20/O
                         net (fo=1, routed)           1.069    12.246    interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_20_n_0
    SLICE_X85Y228        LUT6 (Prop_lut6_I0_O)        0.125    12.371 r  interconnect/snp_res_fifo/DataOut[msg][dat][5]_i_7/O
                         net (fo=1, routed)           0.000    12.371    interconnect/snp_res_fifo/DataOut[msg][dat][5]_i_7_n_0
    SLICE_X85Y228        MUXF7 (Prop_muxf7_I1_O)      0.108    12.479 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_3/O
                         net (fo=1, routed)           0.000    12.479    interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_3_n_0
    SLICE_X85Y228        MUXF8 (Prop_muxf8_I1_O)      0.043    12.522 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]_i_1/O
                         net (fo=1, routed)           0.000    12.522    interconnect/snp_res_fifo/Memory[0][msg][dat][5]
    SLICE_X85Y228        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.072    13.960    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X85Y228        FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]/C
                         clock pessimism              0.255    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X85Y228        FDRE (Setup_fdre_C_D)        0.048    14.228    interconnect/snp_res_fifo/DataOut_reg[msg][dat][5]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 interconnect/snp_res_fifo/Head_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 0.851ns (10.799%)  route 7.030ns (89.201%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.038    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.131 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.556     4.687    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X108Y306       FDRE                                         r  interconnect/snp_res_fifo/Head_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDRE (Prop_fdre_C_Q)         0.259     4.946 r  interconnect/snp_res_fifo/Head_reg[4]_rep__5/Q
                         net (fo=121, routed)         3.149     8.095    interconnect/snp_res_fifo/Head_reg[4]_rep__5_n_0
    SLICE_X53Y242        LUT2 (Prop_lut2_I0_O)        0.043     8.138 r  interconnect/snp_res_fifo/Memory[238][msg][dat][27]_i_3/O
                         net (fo=117, routed)         2.170    10.307    interconnect/snp_res_fifo/Memory[238][msg][dat][27]_i_3_n_0
    SLICE_X104Y220       LUT6 (Prop_lut6_I0_O)        0.043    10.350 r  interconnect/snp_res_fifo/Memory[169][msg][dat][23]_i_2/O
                         net (fo=1, routed)           0.164    10.514    interconnect/snp_res_fifo/Memory[169][msg][dat][23]_i_2_n_0
    SLICE_X104Y220       LUT6 (Prop_lut6_I1_O)        0.043    10.557 r  interconnect/snp_res_fifo/Memory[169][msg][dat][23]_i_1/O
                         net (fo=2, routed)           0.674    11.231    interconnect/snp_res_fifo/data169__0[23]
    SLICE_X103Y222       LUT6 (Prop_lut6_I3_O)        0.043    11.274 r  interconnect/snp_res_fifo/DataOut[msg][dat][23]_i_94/O
                         net (fo=1, routed)           0.000    11.274    interconnect/snp_res_fifo/DataOut[msg][dat][23]_i_94_n_0
    SLICE_X103Y222       MUXF7 (Prop_muxf7_I0_O)      0.107    11.381 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_43/O
                         net (fo=1, routed)           0.000    11.381    interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_43_n_0
    SLICE_X103Y222       MUXF8 (Prop_muxf8_I1_O)      0.043    11.424 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_17/O
                         net (fo=1, routed)           0.873    12.297    interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_17_n_0
    SLICE_X110Y235       LUT6 (Prop_lut6_I1_O)        0.126    12.423 r  interconnect/snp_res_fifo/DataOut[msg][dat][23]_i_6/O
                         net (fo=1, routed)           0.000    12.423    interconnect/snp_res_fifo/DataOut[msg][dat][23]_i_6_n_0
    SLICE_X110Y235       MUXF7 (Prop_muxf7_I0_O)      0.101    12.524 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_3/O
                         net (fo=1, routed)           0.000    12.524    interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_3_n_0
    SLICE_X110Y235       MUXF8 (Prop_muxf8_I1_O)      0.043    12.567 r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]_i_1/O
                         net (fo=1, routed)           0.000    12.567    interconnect/snp_res_fifo/Memory[0][msg][dat][23]
    SLICE_X110Y235       FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.632    10.632 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.805    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.888 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       1.093    13.981    interconnect/snp_res_fifo/Clock_IBUF_BUFG
    SLICE_X110Y235       FDRE                                         r  interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]/C
                         clock pessimism              0.255    14.237    
                         clock uncertainty           -0.035    14.201    
    SLICE_X110Y235       FDRE (Setup_fdre_C_D)        0.076    14.277    interconnect/snp_res_fifo/DataOut_reg[msg][dat][23]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/tmp_snp_req_reg[dat][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/snp_res_o_reg[dat][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.637%)  route 0.110ns (52.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.731     1.960    proc0_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X28Y300        FDRE                                         r  proc0_e/cache_ent/tmp_snp_req_reg[dat][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y300        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  proc0_e/cache_ent/tmp_snp_req_reg[dat][17]/Q
                         net (fo=2, routed)           0.110     2.170    proc0_e/cache_ent/tmp_snp_req_reg[dat_n_0_][17]
    SLICE_X30Y299        FDRE                                         r  proc0_e/cache_ent/snp_res_o_reg[dat][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.877     2.423    proc0_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X30Y299        FDRE                                         r  proc0_e/cache_ent/snp_res_o_reg[dat][17]/C
                         clock pessimism             -0.344     2.078    
    SLICE_X30Y299        FDRE (Hold_fdre_C_D)         0.047     2.125    proc0_e/cache_ent/snp_res_o_reg[dat][17]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 proc1_e/cache_ent/writereq_arbiter/dout_reg[frontinfo][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/ROM_array_reg_0_31_522_527/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.737     1.966    proc1_e/cache_ent/writereq_arbiter/Clock_IBUF_BUFG
    SLICE_X21Y300        FDRE                                         r  proc1_e/cache_ent/writereq_arbiter/dout_reg[frontinfo][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y300        FDRE (Prop_fdre_C_Q)         0.100     2.066 r  proc1_e/cache_ent/writereq_arbiter/dout_reg[frontinfo][14]/Q
                         net (fo=1, routed)           0.101     2.168    proc1_e/cache_ent/ROM_array_reg_0_31_522_527/DIC0
    SLICE_X20Y302        RAMD32                                       r  proc1_e/cache_ent/ROM_array_reg_0_31_522_527/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.982     2.528    proc1_e/cache_ent/ROM_array_reg_0_31_522_527/WCLK
    SLICE_X20Y302        RAMD32                                       r  proc1_e/cache_ent/ROM_array_reg_0_31_522_527/RAMC/CLK
                         clock pessimism             -0.547     1.980    
    SLICE_X20Y302        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.109    proc1_e/cache_ent/ROM_array_reg_0_31_522_527/RAMC
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 interconnect/uart_write_p/wdata_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gfx_entity/ROM_array_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.608     1.837    interconnect/uart_write_p/Clock_IBUF_BUFG
    SLICE_X87Y287        FDRE                                         r  interconnect/uart_write_p/wdata_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y287        FDRE (Prop_fdre_C_Q)         0.100     1.937 r  interconnect/uart_write_p/wdata_o_reg[21]/Q
                         net (fo=1, routed)           0.102     2.040    gfx_entity/ROM_array_reg_0_3_18_23/DIB1
    SLICE_X82Y287        RAMD32                                       r  gfx_entity/ROM_array_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.829     2.375    gfx_entity/ROM_array_reg_0_3_18_23/WCLK
    SLICE_X82Y287        RAMD32                                       r  gfx_entity/ROM_array_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509     1.865    
    SLICE_X82Y287        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.980    gfx_entity/ROM_array_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/ROM_array_reg_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.877%)  route 0.100ns (50.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.727     1.956    proc0_e/cache_ent/writereq_arbiter/Clock_IBUF_BUFG
    SLICE_X37Y300        FDRE                                         r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y300        FDRE (Prop_fdre_C_Q)         0.100     2.056 r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][19]/Q
                         net (fo=1, routed)           0.100     2.157    proc0_e/cache_ent/ROM_array_reg_0_31_18_23/DIA1
    SLICE_X38Y300        RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.971     2.517    proc0_e/cache_ent/ROM_array_reg_0_31_18_23/WCLK
    SLICE_X38Y300        RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.529     1.987    
    SLICE_X38Y300        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.095    proc0_e/cache_ent/ROM_array_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/bsf_in_reg[dat][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/bus_res_fifo/Memory_reg[6][dat][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.133ns (30.530%)  route 0.303ns (69.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.609     1.838    proc0_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X64Y299        FDRE                                         r  proc0_e/cache_ent/bsf_in_reg[dat][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y299        FDRE (Prop_fdre_C_Q)         0.100     1.938 r  proc0_e/cache_ent/bsf_in_reg[dat][16]/Q
                         net (fo=11, routed)          0.303     2.241    proc0_e/cache_ent/bus_res_fifo/Q[16]
    SLICE_X63Y302        LUT3 (Prop_lut3_I0_O)        0.033     2.274 r  proc0_e/cache_ent/bus_res_fifo/Memory[6][dat][16]_i_1/O
                         net (fo=1, routed)           0.000     2.274    proc0_e/cache_ent/bus_res_fifo/Memory[6][dat][16]
    SLICE_X63Y302        FDRE                                         r  proc0_e/cache_ent/bus_res_fifo/Memory_reg[6][dat][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.933     2.479    proc0_e/cache_ent/bus_res_fifo/Clock_IBUF_BUFG
    SLICE_X63Y302        FDRE                                         r  proc0_e/cache_ent/bus_res_fifo/Memory_reg[6][dat][16]/C
                         clock pessimism             -0.344     2.134    
    SLICE_X63Y302        FDRE (Hold_fdre_C_D)         0.075     2.209    proc0_e/cache_ent/bus_res_fifo/Memory_reg[6][dat][16]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.768%)  route 0.105ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.727     1.956    proc0_e/cache_ent/writereq_arbiter/Clock_IBUF_BUFG
    SLICE_X37Y302        FDRE                                         r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y302        FDRE (Prop_fdre_C_Q)         0.100     2.056 r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][25]/Q
                         net (fo=1, routed)           0.105     2.161    proc0_e/cache_ent/ROM_array_reg_0_31_24_29/DIA1
    SLICE_X38Y301        RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.971     2.517    proc0_e/cache_ent/ROM_array_reg_0_31_24_29/WCLK
    SLICE_X38Y301        RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.529     1.987    
    SLICE_X38Y301        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.095    proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/ROM_array_reg_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.886%)  route 0.105ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.647     1.876    proc0_e/cache_ent/writereq_arbiter/Clock_IBUF_BUFG
    SLICE_X36Y299        FDRE                                         r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y299        FDRE (Prop_fdre_C_Q)         0.100     1.976 r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][11]/Q
                         net (fo=1, routed)           0.105     2.081    proc0_e/cache_ent/ROM_array_reg_0_31_6_11/DIC1
    SLICE_X38Y299        RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.871     2.417    proc0_e/cache_ent/ROM_array_reg_0_31_6_11/WCLK
    SLICE_X38Y299        RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.509     1.907    
    SLICE_X38Y299        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.013    proc0_e/cache_ent/ROM_array_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 interconnect/uart_write_p/lp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/uart_write_p/lp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.333ns (76.555%)  route 0.102ns (23.445%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.614     1.843    interconnect/uart_write_p/Clock_IBUF_BUFG
    SLICE_X91Y297        FDRE                                         r  interconnect/uart_write_p/lp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y297        FDRE (Prop_fdre_C_Q)         0.100     1.943 r  interconnect/uart_write_p/lp_reg[17]/Q
                         net (fo=2, routed)           0.101     2.045    interconnect/uart_write_p/lp_reg__0[17]
    SLICE_X91Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.187 r  interconnect/uart_write_p/lp_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.187    interconnect/uart_write_p/lp_reg[17]_i_1__0_n_0
    SLICE_X91Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.212 r  interconnect/uart_write_p/lp_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.212    interconnect/uart_write_p/lp_reg[21]_i_1__0_n_0
    SLICE_X91Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.237 r  interconnect/uart_write_p/lp_reg[25]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.237    interconnect/uart_write_p/lp_reg[25]_i_1__0_n_0
    SLICE_X91Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.278 r  interconnect/uart_write_p/lp_reg[29]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.278    interconnect/uart_write_p/lp_reg[29]_i_1__0_n_7
    SLICE_X91Y300        FDRE                                         r  interconnect/uart_write_p/lp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.938     2.484    interconnect/uart_write_p/Clock_IBUF_BUFG
    SLICE_X91Y300        FDRE                                         r  interconnect/uart_write_p/lp_reg[29]/C
                         clock pessimism             -0.344     2.139    
    SLICE_X91Y300        FDRE (Hold_fdre_C_D)         0.071     2.210    interconnect/uart_write_p/lp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 interconnect/audio_write_p/wdata_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_entity/ROM_array_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.719%)  route 0.105ns (51.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.611     1.840    interconnect/audio_write_p/Clock_IBUF_BUFG
    SLICE_X84Y296        FDRE                                         r  interconnect/audio_write_p/wdata_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y296        FDRE (Prop_fdre_C_Q)         0.100     1.940 r  interconnect/audio_write_p/wdata_o_reg[1]/Q
                         net (fo=1, routed)           0.105     2.046    audio_entity/ROM_array_reg_0_3_0_5/DIA1
    SLICE_X82Y296        RAMD32                                       r  audio_entity/ROM_array_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.833     2.379    audio_entity/ROM_array_reg_0_3_0_5/WCLK
    SLICE_X82Y296        RAMD32                                       r  audio_entity/ROM_array_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.509     1.869    
    SLICE_X82Y296        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.977    audio_entity/ROM_array_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 interconnect/toaudio_chan_p/per_write_o_reg[dat][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/audio_write_p/tep_gfx_reg[dat][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.824%)  route 0.095ns (51.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.692     1.921    interconnect/toaudio_chan_p/Clock_IBUF_BUFG
    SLICE_X85Y300        FDRE                                         r  interconnect/toaudio_chan_p/per_write_o_reg[dat][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y300        FDRE (Prop_fdre_C_Q)         0.091     2.012 r  interconnect/toaudio_chan_p/per_write_o_reg[dat][31]/Q
                         net (fo=1, routed)           0.095     2.108    interconnect/audio_write_p/per_write_o_reg[dat][31][31]
    SLICE_X86Y299        FDRE                                         r  interconnect/audio_write_p/tep_gfx_reg[dat][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AD12                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.516    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  Clock_IBUF_BUFG_inst/O
                         net (fo=37362, routed)       0.836     2.382    interconnect/audio_write_p/Clock_IBUF_BUFG
    SLICE_X86Y299        FDRE                                         r  interconnect/audio_write_p/tep_gfx_reg[dat][31]/C
                         clock pessimism             -0.344     2.037    
    SLICE_X86Y299        FDRE (Hold_fdre_C_D)         0.002     2.039    interconnect/audio_write_p/tep_gfx_reg[dat][31]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y54    mem/mem_ent/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y54    mem/mem_ent/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0   Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y340   interconnect/snp_res_fifo/Memory_reg[143][msg][adr][9]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X104Y285  interconnect/snp_res_fifo/Memory_reg[143][msg][cmd][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X103Y283  interconnect/snp_res_fifo/Memory_reg[143][msg][cmd][3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X104Y283  interconnect/snp_res_fifo/Memory_reg[143][msg][cmd][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X77Y263   interconnect/snp_res_fifo/Memory_reg[255][msg][tag][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X76Y263   interconnect/snp_res_fifo/Memory_reg[255][msg][tag][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X75Y265   interconnect/snp_res_fifo/Memory_reg[255][msg][tag][4]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y296   audio_entity/ROM_array_reg_0_3_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y297   audio_entity/ROM_array_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y297   audio_entity/ROM_array_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y296   audio_entity/ROM_array_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y298   audio_entity/ROM_array_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y298   audio_entity/ROM_array_reg_0_3_12_17/RAMA_D1/CLK



