# Reading pref.tcl
# do ram1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Luciano/Desktop/VHDL/aula 5/Exercicios/ram/RAM1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:37 on Aug 09,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/Luciano/Desktop/VHDL/aula 5/Exercicios/ram/RAM1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM1
# -- Compiling architecture behavioral of RAM1
# End time: 21:55:37 on Aug 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Luciano/Desktop/VHDL/aula 5/Exercicios/ram/RAM1_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:37 on Aug 09,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/Luciano/Desktop/VHDL/aula 5/Exercicios/ram/RAM1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM1_tb
# -- Compiling architecture behavioral of RAM1_tb
# End time: 21:55:37 on Aug 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  RAM1_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" RAM1_tb 
# Start time: 21:55:37 on Aug 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram1_tb(behavioral)
# Loading work.ram1(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave  \
sim:/numeric_std/CopyRightNotice \
sim:/numeric_std/NAU \
sim:/numeric_std/NAS \
sim:/numeric_std/NO_WARNING \
sim:/numeric_std/MATCH_TABLE
force -freeze sim:/ram1_tb/sig_ROM_ADDRESS 00000010 0
# Break key hit
# Simulation stop requested.
# End time: 22:00:04 on Aug 09,2021, Elapsed time: 0:04:27
# Errors: 0, Warnings: 0
