Analysis & Synthesis report for top_signal
Fri Dec 28 11:32:57 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|altsyncram_8ii2:altsyncram1
 15. Source assignments for wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|altsyncram_j5j2:altsyncram1
 16. Source assignments for wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|altsyncram_k2j2:altsyncram1
 17. Source assignments for wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|altsyncram_n3j2:altsyncram1
 18. Parameter Settings for User Entity Instance: wave:U2|sin:sin_inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Parameter Settings for Inferred Entity Instance: AM:U3|lpm_divide:Div0
 24. altsyncram Parameter Settings by Entity Instance
 25. SignalTap II Logic Analyzer Settings
 26. In-System Memory Content Editor Settings
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 28 11:32:57 2018       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; top_signal                                  ;
; Top-level Entity Name           ; top_signal                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 918                                         ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,064,960                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_signal         ; top_signal         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------+---------+
; wave.v                           ; yes             ; User Verilog HDL File            ; C:/Users/ddd/Desktop/F_signal/wave.v                                        ;         ;
; top_signal.v                     ; yes             ; User Verilog HDL File            ; C:/Users/ddd/Desktop/F_signal/top_signal.v                                  ;         ;
; freq.v                           ; yes             ; User Verilog HDL File            ; C:/Users/ddd/Desktop/F_signal/freq.v                                        ;         ;
; AM.v                             ; yes             ; User Verilog HDL File            ; C:/Users/ddd/Desktop/F_signal/AM.v                                          ;         ;
; triangle.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/ddd/Desktop/F_signal/triangle.mif                                  ;         ;
; sawtooth.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/ddd/Desktop/F_signal/sawtooth.mif                                  ;         ;
; rectangle.mif                    ; yes             ; User Memory Initialization File  ; C:/Users/ddd/Desktop/F_signal/rectangle.mif                                 ;         ;
; sin.mif                          ; yes             ; User Memory Initialization File  ; C:/Users/ddd/Desktop/F_signal/sin.mif                                       ;         ;
; sin.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/ddd/Desktop/F_signal/sin.v                                         ;         ;
; triangle.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/ddd/Desktop/F_signal/triangle.v                                    ;         ;
; sawtooth.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/ddd/Desktop/F_signal/sawtooth.v                                    ;         ;
; rectangle.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/ddd/Desktop/F_signal/rectangle.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_g5h1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_g5h1.tdf                        ;         ;
; db/altsyncram_8ii2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_8ii2.tdf                        ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; db/altsyncram_roh1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_roh1.tdf                        ;         ;
; db/altsyncram_j5j2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_j5j2.tdf                        ;         ;
; db/altsyncram_slh1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_slh1.tdf                        ;         ;
; db/altsyncram_k2j2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_k2j2.tdf                        ;         ;
; db/altsyncram_vmh1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_vmh1.tdf                        ;         ;
; db/altsyncram_n3j2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_n3j2.tdf                        ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_2584.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/altsyncram_2584.tdf                        ;         ;
; db/decode_tma.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/decode_tma.tdf                             ;         ;
; db/mux_dhb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/mux_dhb.tdf                                ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_glc.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/mux_glc.tdf                                ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_vnf.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/decode_vnf.tdf                             ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_h7i.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/cntr_h7i.tdf                               ;         ;
; db/cntr_85j.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/cntr_85j.tdf                               ;         ;
; db/cntr_49i.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/cntr_49i.tdf                               ;         ;
; db/cmpr_e9c.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/cmpr_e9c.tdf                               ;         ;
; db/cntr_kri.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/cntr_kri.tdf                               ;         ;
; db/cmpr_99c.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/cmpr_99c.tdf                               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; g:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_5am.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/lpm_divide_5am.tdf                         ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/sign_div_unsign_bkh.tdf                    ;         ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/ddd/Desktop/F_signal/db/alt_u_div_sse.tdf                          ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 612                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 769                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 157                      ;
;     -- 5 input functions                    ; 135                      ;
;     -- 4 input functions                    ; 128                      ;
;     -- <=3 input functions                  ; 349                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 918                      ;
;                                             ;                          ;
; I/O pins                                    ; 43                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1064960                  ;
; Total DSP Blocks                            ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 815                      ;
; Total fan-out                               ; 11356                    ;
; Average fan-out                             ; 5.85                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_signal                                                                                             ; 769 (1)           ; 918 (0)      ; 1064960           ; 0          ; 43   ; 0            ; |top_signal                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |AM:U3|                                                                                              ; 102 (36)          ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|AM:U3                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 66 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|AM:U3|lpm_divide:Div0                                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_5am:auto_generated|                                                                ; 66 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|AM:U3|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_bkh:divider|                                                               ; 66 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|AM:U3|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_sse:divider|                                                                  ; 66 (66)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|AM:U3|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                                                                                               ; work         ;
;    |freq:U1|                                                                                            ; 11 (11)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|freq:U1                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 153 (1)           ; 187 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 152 (113)         ; 187 (158)    ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 336 (1)           ; 562 (16)     ; 1048576           ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 335 (0)           ; 546 (0)      ; 1048576           ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 335 (67)          ; 546 (126)    ; 1048576           ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 106 (106)    ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 21 (0)            ; 4 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_2584:auto_generated|                                                         ; 21 (0)            ; 4 (4)        ; 1048576           ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated                                                                                                                                          ; work         ;
;                   |decode_tma:decode2|                                                                  ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated|decode_tma:decode2                                                                                                                       ; work         ;
;                   |mux_dhb:mux3|                                                                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated|mux_dhb:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 112 (112)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 12 (1)            ; 56 (1)       ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 8 (0)             ; 40 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 8 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 86 (11)           ; 105 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_h7i:auto_generated|                                                             ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 43 (43)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 14 (14)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |wave:U2|                                                                                            ; 166 (22)          ; 153 (17)     ; 16384             ; 0          ; 0    ; 0            ; |top_signal|wave:U2                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |rectangle:rectangle_inst|                                                                        ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|rectangle:rectangle_inst                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_roh1:auto_generated|                                                            ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_j5j2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|altsyncram_j5j2:altsyncram1                                                                                                                                                                                                         ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 36 (24)           ; 34 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                               ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                     ; work         ;
;       |sawtooth:sawtooth_inst|                                                                          ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sawtooth:sawtooth_inst                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_vmh1:auto_generated|                                                            ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_n3j2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|altsyncram_n3j2:altsyncram1                                                                                                                                                                                                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 36 (24)           ; 34 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                               ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                       ; work         ;
;       |sin:sin_inst|                                                                                    ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sin:sin_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_g5h1:auto_generated|                                                            ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_8ii2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|altsyncram_8ii2:altsyncram1                                                                                                                                                                                                                     ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 36 (24)           ; 34 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                               ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; work         ;
;       |triangle:triangle_inst|                                                                          ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|triangle:triangle_inst                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_slh1:auto_generated|                                                            ; 36 (0)            ; 34 (0)       ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_k2j2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|altsyncram_k2j2:altsyncram1                                                                                                                                                                                                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 36 (24)           ; 34 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                               ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None          ;
; wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|altsyncram_j5j2:altsyncram1|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096    ; rectangle.mif ;
; wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|altsyncram_n3j2:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096    ; sawtooth.mif  ;
; wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|altsyncram_8ii2:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096    ; sin.mif       ;
; wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|altsyncram_k2j2:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096    ; triangle.mif  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_signal|wave:U2|rectangle:rectangle_inst ; C:/Users/ddd/Desktop/F_signal/rectangle.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_signal|wave:U2|sawtooth:sawtooth_inst   ; C:/Users/ddd/Desktop/F_signal/sawtooth.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_signal|wave:U2|sin:sin_inst             ; C:/Users/ddd/Desktop/F_signal/sin.v       ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_signal|wave:U2|triangle:triangle_inst   ; C:/Users/ddd/Desktop/F_signal/triangle.v  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; Stuck at GND due to stuck port data_in ;
; wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in ;
; wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                                                                                                                    ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 918   ;
; Number of registers using Synchronous Clear  ; 157   ;
; Number of registers using Synchronous Load   ; 332   ;
; Number of registers using Asynchronous Clear ; 469   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 637   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AM:U3|AM_cnt[0]                                                                                                                                                                ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 23                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_signal|wave:U2|rom_out[5]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top_signal|wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top_signal|wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top_signal|wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top_signal|wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                                                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                ;
; 52:1               ; 4 bits    ; 136 LEs       ; 88 LEs               ; 48 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                ;
; 14:1               ; 10 bits   ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |top_signal|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|altsyncram_8ii2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|altsyncram_j5j2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|altsyncram_k2j2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|altsyncram_n3j2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave:U2|sin:sin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; sin.mif              ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_g5h1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; rectangle.mif        ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_roh1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_slh1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; sawtooth.mif         ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_vmh1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                            ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                           ; String         ;
; sld_node_info                                   ; 805334528                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                       ; Signed Integer ;
; sld_data_bits                                   ; 8                                                       ; Untyped        ;
; sld_trigger_bits                                ; 8                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 23702                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 5135                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                       ; Signed Integer ;
; sld_sample_depth                                ; 131072                                                  ; Untyped        ;
; sld_segment_size                                ; 131072                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                    ; String         ;
; sld_inversion_mask_length                       ; 55                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AM:U3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------+
; Parameter Name         ; Value          ; Type                         ;
+------------------------+----------------+------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                      ;
; LPM_WIDTHD             ; 4              ; Untyped                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                      ;
; LPM_PIPELINE           ; 0              ; Untyped                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                      ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE               ;
+------------------------+----------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                ;
; Entity Instance                           ; wave:U2|sin:sin_inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 8     ; 512   ; Read/Write ; wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated             ;
; 1              ; NONE        ; 8     ; 512   ; Read/Write ; wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated ;
; 2              ; NONE        ; 8     ; 512   ; Read/Write ; wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated   ;
; 3              ; NONE        ; 8     ; 512   ; Read/Write ; wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated   ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                          ;
+------+---------------+-----------+----------------+-------------------+-----------------------+---------+
; Name ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection     ; Details ;
+------+---------------+-----------+----------------+-------------------+-----------------------+---------+
; clk  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                   ; N/A     ;
; q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[0]~2  ; N/A     ;
; q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[0]~2  ; N/A     ;
; q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[1]~6  ; N/A     ;
; q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[1]~6  ; N/A     ;
; q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[2]~10 ; N/A     ;
; q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[2]~10 ; N/A     ;
; q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[3]~14 ; N/A     ;
; q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[3]~14 ; N/A     ;
; q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[4]~18 ; N/A     ;
; q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[4]~18 ; N/A     ;
; q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[5]~22 ; N/A     ;
; q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[5]~22 ; N/A     ;
; q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[6]~26 ; N/A     ;
; q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[6]~26 ; N/A     ;
; q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[7]~30 ; N/A     ;
; q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AM:U3|wave_data[7]~30 ; N/A     ;
+------+---------------+-----------+----------------+-------------------+-----------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 28 11:32:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_signal -c top_signal
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file wave.v
    Info (12023): Found entity 1: wave
Info (12021): Found 1 design units, including 1 entities, in source file top_signal.v
    Info (12023): Found entity 1: top_signal
Info (12021): Found 1 design units, including 1 entities, in source file freq.v
    Info (12023): Found entity 1: freq
Info (12021): Found 1 design units, including 1 entities, in source file am.v
    Info (12023): Found entity 1: AM
Info (12021): Found 1 design units, including 1 entities, in source file sin.v
    Info (12023): Found entity 1: sin
Info (12021): Found 1 design units, including 1 entities, in source file triangle.v
    Info (12023): Found entity 1: triangle
Info (12021): Found 1 design units, including 1 entities, in source file sawtooth.v
    Info (12023): Found entity 1: sawtooth
Info (12021): Found 1 design units, including 1 entities, in source file rectangle.v
    Info (12023): Found entity 1: rectangle
Info (12127): Elaborating entity "top_signal" for the top level hierarchy
Info (12128): Elaborating entity "freq" for hierarchy "freq:U1"
Warning (10230): Verilog HDL assignment warning at freq.v(40): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at freq.v(75): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at freq.v(76): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at freq.v(77): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at freq.v(78): truncated value with size 8 to match size of target (7)
Warning (10199): Verilog HDL Case Statement warning at freq.v(79): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at freq.v(80): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at freq.v(81): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at freq.v(82): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at freq.v(83): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at freq.v(84): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at freq.v(85): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "wave" for hierarchy "wave:U2"
Warning (10230): Verilog HDL assignment warning at wave.v(31): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at wave.v(53): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at wave.v(54): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at wave.v(55): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at wave.v(56): truncated value with size 8 to match size of target (7)
Warning (10199): Verilog HDL Case Statement warning at wave.v(57): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at wave.v(58): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at wave.v(59): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at wave.v(60): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at wave.v(61): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at wave.v(62): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at wave.v(63): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "sin" for hierarchy "wave:U2|sin:sin_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave:U2|sin:sin_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wave:U2|sin:sin_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wave:U2|sin:sin_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g5h1.tdf
    Info (12023): Found entity 1: altsyncram_g5h1
Info (12128): Elaborating entity "altsyncram_g5h1" for hierarchy "wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ii2.tdf
    Info (12023): Found entity 1: altsyncram_8ii2
Info (12128): Elaborating entity "altsyncram_8ii2" for hierarchy "wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|altsyncram_8ii2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "9"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "wave:U2|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_g5h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info (12128): Elaborating entity "rectangle" for hierarchy "wave:U2|rectangle:rectangle_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rectangle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_roh1.tdf
    Info (12023): Found entity 1: altsyncram_roh1
Info (12128): Elaborating entity "altsyncram_roh1" for hierarchy "wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j5j2.tdf
    Info (12023): Found entity 1: altsyncram_j5j2
Info (12128): Elaborating entity "altsyncram_j5j2" for hierarchy "wave:U2|rectangle:rectangle_inst|altsyncram:altsyncram_component|altsyncram_roh1:auto_generated|altsyncram_j5j2:altsyncram1"
Info (12128): Elaborating entity "triangle" for hierarchy "wave:U2|triangle:triangle_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "triangle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_slh1.tdf
    Info (12023): Found entity 1: altsyncram_slh1
Info (12128): Elaborating entity "altsyncram_slh1" for hierarchy "wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k2j2.tdf
    Info (12023): Found entity 1: altsyncram_k2j2
Info (12128): Elaborating entity "altsyncram_k2j2" for hierarchy "wave:U2|triangle:triangle_inst|altsyncram:altsyncram_component|altsyncram_slh1:auto_generated|altsyncram_k2j2:altsyncram1"
Info (12128): Elaborating entity "sawtooth" for hierarchy "wave:U2|sawtooth:sawtooth_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sawtooth.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmh1.tdf
    Info (12023): Found entity 1: altsyncram_vmh1
Info (12128): Elaborating entity "altsyncram_vmh1" for hierarchy "wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3j2.tdf
    Info (12023): Found entity 1: altsyncram_n3j2
Info (12128): Elaborating entity "altsyncram_n3j2" for hierarchy "wave:U2|sawtooth:sawtooth_inst|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|altsyncram_n3j2:altsyncram1"
Info (12128): Elaborating entity "AM" for hierarchy "AM:U3"
Warning (10230): Verilog HDL assignment warning at AM.v(21): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AM.v(42): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(43): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(44): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(45): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(46): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(47): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(48): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(49): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(50): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(51): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AM.v(52): truncated value with size 8 to match size of target (7)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2584.tdf
    Info (12023): Found entity 1: altsyncram_2584
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h7i.tdf
    Info (12023): Found entity 1: cntr_h7i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer freq:U1|Mux0
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AM:U3|Div0"
Info (12130): Elaborated megafunction instantiation "AM:U3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "AM:U3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "AM:U3|wave_data[0]" is converted into an equivalent circuit using register "AM:U3|wave_data[0]~_emulated" and latch "AM:U3|wave_data[0]~1"
    Warning (13310): Register "AM:U3|wave_data[1]" is converted into an equivalent circuit using register "AM:U3|wave_data[1]~_emulated" and latch "AM:U3|wave_data[1]~5"
    Warning (13310): Register "AM:U3|wave_data[2]" is converted into an equivalent circuit using register "AM:U3|wave_data[2]~_emulated" and latch "AM:U3|wave_data[2]~9"
    Warning (13310): Register "AM:U3|wave_data[3]" is converted into an equivalent circuit using register "AM:U3|wave_data[3]~_emulated" and latch "AM:U3|wave_data[3]~13"
    Warning (13310): Register "AM:U3|wave_data[4]" is converted into an equivalent circuit using register "AM:U3|wave_data[4]~_emulated" and latch "AM:U3|wave_data[4]~17"
    Warning (13310): Register "AM:U3|wave_data[5]" is converted into an equivalent circuit using register "AM:U3|wave_data[5]~_emulated" and latch "AM:U3|wave_data[5]~21"
    Warning (13310): Register "AM:U3|wave_data[6]" is converted into an equivalent circuit using register "AM:U3|wave_data[6]~_emulated" and latch "AM:U3|wave_data[6]~25"
    Warning (13310): Register "AM:U3|wave_data[7]" is converted into an equivalent circuit using register "AM:U3|wave_data[7]~_emulated" and latch "AM:U3|wave_data[7]~29"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEG_WAVE[1]" is stuck at GND
    Warning (13410): Pin "SEG_FREQ[0]" is stuck at GND
    Warning (13410): Pin "SEG_FREQ[3]" is stuck at GND
    Warning (13410): Pin "SEG_FREQ[6]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1556 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 1348 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 670 megabytes
    Info: Processing ended: Fri Dec 28 11:32:57 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


