library IEEE;
use IEEE.std_logic_1164.all;
use work.all;

entity dec8_to_7seg is
port (

  input : in std_logic_vector(7 downto 0);
  output1 : out std_logic_vector(6 downto 0);
  output2 : out std_logic_vector(6 downto 0)
  
);

end dec8_to_7seg;

architecture behav of dec8_to_7seg is
signal output_s1: std_logic_vector(6 downto 0) := "0000000";
signal output_s2: std_logic_vector(6 downto 0) := "0000000";

  begin
  
   U1: entity work.bcd_to_7seg(behav)
	port map(input(7 downto 4) => input,
	          output_s1 => output_s);

	U2: entity work.bcd_to_7seg(behav)
	port map(input(3 downto 0) => input,
	          output_s2 => output_s);
		

end architecture behav;