

================================================================
== Vitis HLS Report for 'xFFindStereoCorrespondenceLBMNO'
================================================================
* Date:           Tue Jun 24 19:15:07 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  3998425|  3998425|  39.984 ms|  39.984 ms|  3998415|  3998415|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_3_fu_274                         |Sobel_0_3_0_3_600_800_1_false_2_2_2_3                         |   488007|   488007|   4.880 ms|   4.880 ms|   488007|   488007|       no|
        |grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_s_fu_286                         |Sobel_0_3_0_3_600_800_1_false_2_2_2_s                         |   488007|   488007|   4.880 ms|   4.880 ms|   488007|   488007|       no|
        |call_ln0_entry_proc_fu_298                                               |entry_proc                                                    |        0|        0|       0 ns|       0 ns|        0|        0|       no|
        |grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_fu_324                         |xFImageClip_600_800_1_2_4_0_3_0_800_4                         |   484201|   484201|   4.842 ms|   4.842 ms|   484201|   484201|       no|
        |grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_fu_336                       |xFReadOutStream_600_800_1_2_4_0_3_800_5                       |   482401|   482401|   4.824 ms|   4.824 ms|   482401|   482401|       no|
        |grp_xFImageClip_600_800_1_2_4_0_3_0_800_s_fu_343                         |xFImageClip_600_800_1_2_4_0_3_0_800_s                         |   484201|   484201|   4.842 ms|   4.842 ms|   484201|   484201|       no|
        |grp_xFReadOutStream_600_800_1_2_4_0_3_800_s_fu_352                       |xFReadOutStream_600_800_1_2_4_0_3_800_s                       |   482401|   482401|   4.824 ms|   4.824 ms|   482401|   482401|       no|
        |grp_xFSADBlockMatching_fu_359                                            |xFSADBlockMatching                                            |  3998414|  3998414|  39.984 ms|  39.984 ms|  3998414|  3998414|       no|
        |grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_fu_373  |xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13  |        6|   480005|  60.000 ns|   4.800 ms|        6|   480005|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 9 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 10 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 11 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 12 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%width_c29 = alloca i64 1"   --->   Operation 13 'alloca' 'width_c29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%width_c28 = alloca i64 1"   --->   Operation 14 'alloca' 'width_c28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%width_c27 = alloca i64 1"   --->   Operation 15 'alloca' 'width_c27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%width_c26 = alloca i64 1"   --->   Operation 16 'alloca' 'width_c26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%width_c25 = alloca i64 1"   --->   Operation 17 'alloca' 'width_c25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%width_c = alloca i64 1"   --->   Operation 18 'alloca' 'width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%height_c24 = alloca i64 1"   --->   Operation 19 'alloca' 'height_c24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%height_c23 = alloca i64 1"   --->   Operation 20 'alloca' 'height_c23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_c22 = alloca i64 1"   --->   Operation 21 'alloca' 'height_c22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%height_c21 = alloca i64 1"   --->   Operation 22 'alloca' 'height_c21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%height_c20 = alloca i64 1"   --->   Operation 23 'alloca' 'height_c20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%height_c = alloca i64 1"   --->   Operation 24 'alloca' 'height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sbmstate_uniquenessRatio_c = alloca i64 1"   --->   Operation 25 'alloca' 'sbmstate_uniquenessRatio_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sbmstate_textureThreshold_c = alloca i64 1"   --->   Operation 26 'alloca' 'sbmstate_textureThreshold_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sbmstate_preFilterCap_c19 = alloca i64 1"   --->   Operation 27 'alloca' 'sbmstate_preFilterCap_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sbmstate_preFilterCap_c18 = alloca i64 1"   --->   Operation 28 'alloca' 'sbmstate_preFilterCap_c18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sbmstate_preFilterCap_c = alloca i64 1"   --->   Operation 29 'alloca' 'sbmstate_preFilterCap_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_sobel_x_data = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 30 'alloca' 'in_sobel_x_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_sobel_y_data = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 31 'alloca' 'in_sobel_y_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_sobel_x_data_1 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 32 'alloca' 'in_sobel_x_data_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_sobel_y_data_1 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 33 'alloca' 'in_sobel_y_data_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%left_clipped = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:795]   --->   Operation 34 'alloca' 'left_clipped' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%right_clipped = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:796]   --->   Operation 35 'alloca' 'right_clipped' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_disp_strm = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:798]   --->   Operation 36 'alloca' 'p_disp_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln699 = call void @Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3, i16 %p_read_11, i16 %p_read18, i8 %leftRemappedMat_data, i16 %in_sobel_x_data, i16 %in_sobel_y_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:699->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 37 'call' 'call_ln699' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln699 = call void @Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>, i16 %p_read29, i16 %p_read_10, i8 %rightRemappedMat_data, i16 %in_sobel_x_data_1, i16 %in_sobel_y_data_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:699->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 38 'call' 'call_ln699' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width"   --->   Operation 39 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 40 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 41 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 42 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 43 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.63ns)   --->   "%call_ln0 = call void @entry_proc, i32 %p_read_9, i32 %sbmstate_preFilterCap_c18, i32 %sbmstate_preFilterCap_c19, i32 %p_read_8, i32 %sbmstate_textureThreshold_c, i32 %p_read_7, i32 %sbmstate_uniquenessRatio_c, i16 %height_read, i16 %height_c21, i16 %height_c22, i16 %height_c23, i16 %height_c24, i16 %width_read, i16 %width_c26, i16 %width_c27, i16 %width_c28, i16 %width_c29"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln699 = call void @Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3, i16 %p_read_11, i16 %p_read18, i8 %leftRemappedMat_data, i16 %in_sobel_x_data, i16 %in_sobel_y_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:699->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 45 'call' 'call_ln699' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln699 = call void @Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>, i16 %p_read29, i16 %p_read_10, i8 %rightRemappedMat_data, i16 %in_sobel_x_data_1, i16 %in_sobel_y_data_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:699->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 46 'call' 'call_ln699' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln701 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4, i16 %in_sobel_x_data, i8 %left_clipped, i32 %sbmstate_preFilterCap_c19, i16 %height_c24, i16 %width_c29, i32 %sbmstate_preFilterCap_c, i16 %height_c20, i16 %width_c25" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 47 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln703 = call void @xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5, i16 %in_sobel_y_data, i16 %height_c23, i16 %width_c28" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:703->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 48 'call' 'call_ln703' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln701 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>, i16 %in_sobel_x_data_1, i8 %right_clipped, i32 %sbmstate_preFilterCap_c18, i16 %height_c22, i16 %width_c27" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 49 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln703 = call void @xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>, i16 %in_sobel_y_data_1, i16 %height_c21, i16 %width_c26" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:703->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 50 'call' 'call_ln703' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln701 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4, i16 %in_sobel_x_data, i8 %left_clipped, i32 %sbmstate_preFilterCap_c19, i16 %height_c24, i16 %width_c29, i32 %sbmstate_preFilterCap_c, i16 %height_c20, i16 %width_c25" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 51 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln703 = call void @xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5, i16 %in_sobel_y_data, i16 %height_c23, i16 %width_c28" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:703->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 52 'call' 'call_ln703' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln701 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>, i16 %in_sobel_x_data_1, i8 %right_clipped, i32 %sbmstate_preFilterCap_c18, i16 %height_c22, i16 %width_c27" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 53 'call' 'call_ln701' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln703 = call void @xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>, i16 %in_sobel_y_data_1, i16 %height_c21, i16 %width_c26" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:703->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 54 'call' 'call_ln703' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln812 = call void @xFSADBlockMatching, i8 %left_clipped, i8 %right_clipped, i16 %p_disp_strm, i32 %sbmstate_preFilterCap_c, i32 %sbmstate_textureThreshold_c, i32 %sbmstate_uniquenessRatio_c, i16 %height_c20, i16 %width_c25, i16 %height_c, i16 %width_c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:812]   --->   Operation 55 'call' 'call_ln812' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln812 = call void @xFSADBlockMatching, i8 %left_clipped, i8 %right_clipped, i16 %p_disp_strm, i32 %sbmstate_preFilterCap_c, i32 %sbmstate_textureThreshold_c, i32 %sbmstate_uniquenessRatio_c, i16 %height_c20, i16 %width_c25, i16 %height_c, i16 %width_c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:812]   --->   Operation 56 'call' 'call_ln812' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13, i16 %width_c, i16 %height_c, i16 %p_disp_strm, i16 %img_disp16u_data"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @width_c29_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %width_c29, i16 %width_c29"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c28_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %width_c28, i16 %width_c28"   --->   Operation 60 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c27_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %width_c27, i16 %width_c27"   --->   Operation 62 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c26_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %width_c26, i16 %width_c26"   --->   Operation 64 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c25_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %width_c25, i16 %width_c25"   --->   Operation 66 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %width_c, i16 %width_c"   --->   Operation 68 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c24_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %height_c24, i16 %height_c24"   --->   Operation 70 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c23_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %height_c23, i16 %height_c23"   --->   Operation 72 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c22_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %height_c22, i16 %height_c22"   --->   Operation 74 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c21_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %height_c21, i16 %height_c21"   --->   Operation 76 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c20_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %height_c20, i16 %height_c20"   --->   Operation 78 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %height_c, i16 %height_c"   --->   Operation 80 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @sbmstate_uniquenessRatio_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %sbmstate_uniquenessRatio_c, i32 %sbmstate_uniquenessRatio_c"   --->   Operation 82 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_uniquenessRatio_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @sbmstate_textureThreshold_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %sbmstate_textureThreshold_c, i32 %sbmstate_textureThreshold_c"   --->   Operation 84 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_textureThreshold_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @sbmstate_preFilterCap_c19_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %sbmstate_preFilterCap_c19, i32 %sbmstate_preFilterCap_c19"   --->   Operation 86 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_preFilterCap_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @sbmstate_preFilterCap_c18_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %sbmstate_preFilterCap_c18, i32 %sbmstate_preFilterCap_c18"   --->   Operation 88 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_preFilterCap_c18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @sbmstate_preFilterCap_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %sbmstate_preFilterCap_c, i32 %sbmstate_preFilterCap_c"   --->   Operation 90 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_preFilterCap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_84"   --->   Operation 92 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %leftRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rightRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_disp16u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @in_sobel_x_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %in_sobel_x_data, i16 %in_sobel_x_data"   --->   Operation 96 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @in_sobel_y_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %in_sobel_y_data, i16 %in_sobel_y_data"   --->   Operation 98 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @in_sobel_x_OC_data_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %in_sobel_x_data_1, i16 %in_sobel_x_data_1"   --->   Operation 100 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_data_1, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @in_sobel_y_OC_data_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %in_sobel_y_data_1, i16 %in_sobel_y_data_1"   --->   Operation 102 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_data_1, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @left_clipped_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %left_clipped, i8 %left_clipped"   --->   Operation 104 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %left_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @right_clipped_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %right_clipped, i8 %right_clipped"   --->   Operation 106 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %right_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @p_disp_strm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %p_disp_strm, i16 %p_disp_strm"   --->   Operation 108 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_disp_strm, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13, i16 %width_c, i16 %height_c, i16 %p_disp_strm, i16 %img_disp16u_data"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln823 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:823]   --->   Operation 111 'ret' 'ret_ln823' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRemappedMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rightRemappedMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_disp16u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_10                   (read                ) [ 001000000]
p_read29                    (read                ) [ 001000000]
p_read18                    (read                ) [ 001000000]
p_read_11                   (read                ) [ 001000000]
width_c29                   (alloca              ) [ 001111111]
width_c28                   (alloca              ) [ 001111111]
width_c27                   (alloca              ) [ 001111111]
width_c26                   (alloca              ) [ 001111111]
width_c25                   (alloca              ) [ 001111111]
width_c                     (alloca              ) [ 001111111]
height_c24                  (alloca              ) [ 001111111]
height_c23                  (alloca              ) [ 001111111]
height_c22                  (alloca              ) [ 001111111]
height_c21                  (alloca              ) [ 001111111]
height_c20                  (alloca              ) [ 001111111]
height_c                    (alloca              ) [ 001111111]
sbmstate_uniquenessRatio_c  (alloca              ) [ 001111111]
sbmstate_textureThreshold_c (alloca              ) [ 001111111]
sbmstate_preFilterCap_c19   (alloca              ) [ 001111111]
sbmstate_preFilterCap_c18   (alloca              ) [ 001111111]
sbmstate_preFilterCap_c     (alloca              ) [ 001111111]
in_sobel_x_data             (alloca              ) [ 011111111]
in_sobel_y_data             (alloca              ) [ 011111111]
in_sobel_x_data_1           (alloca              ) [ 011111111]
in_sobel_y_data_1           (alloca              ) [ 011111111]
left_clipped                (alloca              ) [ 001111111]
right_clipped               (alloca              ) [ 001111111]
p_disp_strm                 (alloca              ) [ 001111111]
width_read                  (read                ) [ 000000000]
height_read                 (read                ) [ 000000000]
p_read_7                    (read                ) [ 000000000]
p_read_8                    (read                ) [ 000000000]
p_read_9                    (read                ) [ 000000000]
call_ln0                    (call                ) [ 000000000]
call_ln699                  (call                ) [ 000000000]
call_ln699                  (call                ) [ 000000000]
call_ln701                  (call                ) [ 000000000]
call_ln703                  (call                ) [ 000000000]
call_ln701                  (call                ) [ 000000000]
call_ln703                  (call                ) [ 000000000]
call_ln812                  (call                ) [ 000000000]
empty                       (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_159                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_160                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_161                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_162                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_163                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_164                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_165                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_166                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_167                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_168                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_169                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_170                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_171                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_172                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_173                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_174                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
specdataflowpipeline_ln0    (specdataflowpipeline) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_175                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_176                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_177                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_178                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_179                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_180                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
empty_181                   (specchannel         ) [ 000000000]
specinterface_ln0           (specinterface       ) [ 000000000]
call_ln0                    (call                ) [ 000000000]
ret_ln823                   (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="leftRemappedMat_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRemappedMat_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rightRemappedMat_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rightRemappedMat_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_disp16u_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp16u_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="width">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSADBlockMatching"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c29_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c28_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c27_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c26_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c25_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c24_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c23_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c22_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c21_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c20_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_uniquenessRatio_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_textureThreshold_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap_c19_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap_c18_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_y_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_OC_data_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_y_OC_data_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_clipped_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_clipped_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_disp_strm_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="width_c29_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c29/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="width_c28_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c28/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="width_c27_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c27/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="width_c26_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c26/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="width_c25_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c25/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="width_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="height_c24_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c24/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="height_c23_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="height_c22_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c22/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="height_c21_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c21/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="height_c20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c20/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="height_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sbmstate_uniquenessRatio_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sbmstate_uniquenessRatio_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sbmstate_textureThreshold_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sbmstate_textureThreshold_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sbmstate_preFilterCap_c19_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sbmstate_preFilterCap_c19/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sbmstate_preFilterCap_c18_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sbmstate_preFilterCap_c18/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sbmstate_preFilterCap_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sbmstate_preFilterCap_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_sobel_x_data_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_sobel_x_data/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="in_sobel_y_data_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_sobel_y_data/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="in_sobel_x_data_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_sobel_x_data_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="in_sobel_y_data_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_sobel_y_data_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="left_clipped_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_clipped/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="right_clipped_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_clipped/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_disp_strm_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_disp_strm/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_read_10_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_read29_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read29/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_read18_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_read_11_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="width_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="height_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_read_7_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_read_8_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_read_9_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="8" slack="0"/>
<pin id="279" dir="0" index="4" bw="16" slack="0"/>
<pin id="280" dir="0" index="5" bw="16" slack="0"/>
<pin id="281" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln699/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="0" index="4" bw="16" slack="0"/>
<pin id="292" dir="0" index="5" bw="16" slack="0"/>
<pin id="293" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln699/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="call_ln0_entry_proc_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="0" index="3" bw="32" slack="1"/>
<pin id="303" dir="0" index="4" bw="32" slack="0"/>
<pin id="304" dir="0" index="5" bw="32" slack="1"/>
<pin id="305" dir="0" index="6" bw="32" slack="0"/>
<pin id="306" dir="0" index="7" bw="32" slack="1"/>
<pin id="307" dir="0" index="8" bw="16" slack="0"/>
<pin id="308" dir="0" index="9" bw="16" slack="1"/>
<pin id="309" dir="0" index="10" bw="16" slack="1"/>
<pin id="310" dir="0" index="11" bw="16" slack="1"/>
<pin id="311" dir="0" index="12" bw="16" slack="1"/>
<pin id="312" dir="0" index="13" bw="16" slack="0"/>
<pin id="313" dir="0" index="14" bw="16" slack="1"/>
<pin id="314" dir="0" index="15" bw="16" slack="1"/>
<pin id="315" dir="0" index="16" bw="16" slack="1"/>
<pin id="316" dir="0" index="17" bw="16" slack="1"/>
<pin id="317" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="2"/>
<pin id="327" dir="0" index="2" bw="8" slack="2"/>
<pin id="328" dir="0" index="3" bw="32" slack="2"/>
<pin id="329" dir="0" index="4" bw="16" slack="2"/>
<pin id="330" dir="0" index="5" bw="16" slack="2"/>
<pin id="331" dir="0" index="6" bw="32" slack="2"/>
<pin id="332" dir="0" index="7" bw="16" slack="2"/>
<pin id="333" dir="0" index="8" bw="16" slack="2"/>
<pin id="334" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln701/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="2"/>
<pin id="339" dir="0" index="2" bw="16" slack="2"/>
<pin id="340" dir="0" index="3" bw="16" slack="2"/>
<pin id="341" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln703/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="2"/>
<pin id="346" dir="0" index="2" bw="8" slack="2"/>
<pin id="347" dir="0" index="3" bw="32" slack="2"/>
<pin id="348" dir="0" index="4" bw="16" slack="2"/>
<pin id="349" dir="0" index="5" bw="16" slack="2"/>
<pin id="350" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln701/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_xFReadOutStream_600_800_1_2_4_0_3_800_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="2"/>
<pin id="355" dir="0" index="2" bw="16" slack="2"/>
<pin id="356" dir="0" index="3" bw="16" slack="2"/>
<pin id="357" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln703/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_xFSADBlockMatching_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="4"/>
<pin id="362" dir="0" index="2" bw="8" slack="4"/>
<pin id="363" dir="0" index="3" bw="16" slack="4"/>
<pin id="364" dir="0" index="4" bw="32" slack="4"/>
<pin id="365" dir="0" index="5" bw="32" slack="4"/>
<pin id="366" dir="0" index="6" bw="32" slack="4"/>
<pin id="367" dir="0" index="7" bw="16" slack="4"/>
<pin id="368" dir="0" index="8" bw="16" slack="4"/>
<pin id="369" dir="0" index="9" bw="16" slack="4"/>
<pin id="370" dir="0" index="10" bw="16" slack="4"/>
<pin id="371" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln812/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="6"/>
<pin id="376" dir="0" index="2" bw="16" slack="6"/>
<pin id="377" dir="0" index="3" bw="16" slack="6"/>
<pin id="378" dir="0" index="4" bw="16" slack="0"/>
<pin id="379" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="382" class="1005" name="p_read_10_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_read29_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read29 "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_read18_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read18 "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_read_11_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="402" class="1005" name="width_c29_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_c29 "/>
</bind>
</comp>

<comp id="408" class="1005" name="width_c28_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="1"/>
<pin id="410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_c28 "/>
</bind>
</comp>

<comp id="414" class="1005" name="width_c27_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_c27 "/>
</bind>
</comp>

<comp id="420" class="1005" name="width_c26_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_c26 "/>
</bind>
</comp>

<comp id="426" class="1005" name="width_c25_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="2"/>
<pin id="428" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="width_c25 "/>
</bind>
</comp>

<comp id="432" class="1005" name="width_c_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="4"/>
<pin id="434" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="width_c "/>
</bind>
</comp>

<comp id="438" class="1005" name="height_c24_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_c24 "/>
</bind>
</comp>

<comp id="444" class="1005" name="height_c23_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_c23 "/>
</bind>
</comp>

<comp id="450" class="1005" name="height_c22_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_c22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="height_c21_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_c21 "/>
</bind>
</comp>

<comp id="462" class="1005" name="height_c20_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="2"/>
<pin id="464" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="height_c20 "/>
</bind>
</comp>

<comp id="468" class="1005" name="height_c_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="4"/>
<pin id="470" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="height_c "/>
</bind>
</comp>

<comp id="474" class="1005" name="sbmstate_uniquenessRatio_c_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sbmstate_uniquenessRatio_c "/>
</bind>
</comp>

<comp id="480" class="1005" name="sbmstate_textureThreshold_c_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sbmstate_textureThreshold_c "/>
</bind>
</comp>

<comp id="486" class="1005" name="sbmstate_preFilterCap_c19_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sbmstate_preFilterCap_c19 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sbmstate_preFilterCap_c18_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sbmstate_preFilterCap_c18 "/>
</bind>
</comp>

<comp id="498" class="1005" name="sbmstate_preFilterCap_c_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="2"/>
<pin id="500" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sbmstate_preFilterCap_c "/>
</bind>
</comp>

<comp id="504" class="1005" name="in_sobel_x_data_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_sobel_x_data "/>
</bind>
</comp>

<comp id="510" class="1005" name="in_sobel_y_data_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_sobel_y_data "/>
</bind>
</comp>

<comp id="516" class="1005" name="in_sobel_x_data_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_sobel_x_data_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="in_sobel_y_data_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_sobel_y_data_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="left_clipped_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="2"/>
<pin id="530" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="left_clipped "/>
</bind>
</comp>

<comp id="534" class="1005" name="right_clipped_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="2"/>
<pin id="536" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="right_clipped "/>
</bind>
</comp>

<comp id="540" class="1005" name="p_disp_strm_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="4"/>
<pin id="542" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_disp_strm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="238" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="232" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="226" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="220" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="319"><net_src comp="268" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="320"><net_src comp="262" pin="2"/><net_sink comp="298" pin=4"/></net>

<net id="321"><net_src comp="256" pin="2"/><net_sink comp="298" pin=6"/></net>

<net id="322"><net_src comp="250" pin="2"/><net_sink comp="298" pin=8"/></net>

<net id="323"><net_src comp="244" pin="2"/><net_sink comp="298" pin=13"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="12" pin="0"/><net_sink comp="373" pin=4"/></net>

<net id="385"><net_src comp="220" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="390"><net_src comp="226" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="395"><net_src comp="232" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="400"><net_src comp="238" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="405"><net_src comp="124" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="298" pin=17"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="324" pin=5"/></net>

<net id="411"><net_src comp="128" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="298" pin=16"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="417"><net_src comp="132" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="298" pin=15"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="343" pin=5"/></net>

<net id="423"><net_src comp="136" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="298" pin=14"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="429"><net_src comp="140" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="324" pin=8"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="359" pin=8"/></net>

<net id="435"><net_src comp="144" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="359" pin=10"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="441"><net_src comp="148" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="298" pin=12"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="447"><net_src comp="152" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="298" pin=11"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="453"><net_src comp="156" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="298" pin=10"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="459"><net_src comp="160" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="298" pin=9"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="465"><net_src comp="164" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="324" pin=7"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="359" pin=7"/></net>

<net id="471"><net_src comp="168" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="359" pin=9"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="477"><net_src comp="172" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="298" pin=7"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="359" pin=6"/></net>

<net id="483"><net_src comp="176" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="298" pin=5"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="359" pin=5"/></net>

<net id="489"><net_src comp="180" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="298" pin=3"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="495"><net_src comp="184" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="343" pin=3"/></net>

<net id="501"><net_src comp="188" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="324" pin=6"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="507"><net_src comp="192" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="513"><net_src comp="196" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="274" pin=5"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="519"><net_src comp="200" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="525"><net_src comp="204" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="531"><net_src comp="208" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="537"><net_src comp="212" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="543"><net_src comp="216" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="373" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp16u_data | {7 8 }
 - Input state : 
	Port: xFFindStereoCorrespondenceLBMNO : p_read | {1 }
	Port: xFFindStereoCorrespondenceLBMNO : p_read1 | {1 }
	Port: xFFindStereoCorrespondenceLBMNO : leftRemappedMat_data | {1 2 }
	Port: xFFindStereoCorrespondenceLBMNO : p_read2 | {1 }
	Port: xFFindStereoCorrespondenceLBMNO : p_read3 | {1 }
	Port: xFFindStereoCorrespondenceLBMNO : rightRemappedMat_data | {1 2 }
	Port: xFFindStereoCorrespondenceLBMNO : p_read4 | {2 }
	Port: xFFindStereoCorrespondenceLBMNO : p_read5 | {2 }
	Port: xFFindStereoCorrespondenceLBMNO : p_read6 | {2 }
	Port: xFFindStereoCorrespondenceLBMNO : height | {2 }
	Port: xFFindStereoCorrespondenceLBMNO : width | {2 }
  - Chain level:
	State 1
		call_ln699 : 1
		call_ln699 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_3_fu_274            |    3    |    0    |  28.584 |   496   |   717   |    0    |
|          |             grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_s_fu_286            |    3    |    0    |  28.584 |   496   |   717   |    0    |
|          |                        call_ln0_entry_proc_fu_298                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_fu_324            |    0    |    0    |  1.588  |   332   |   399   |    0    |
|   call   |            grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_fu_336           |    0    |    0    |    0    |    62   |    86   |    0    |
|          |             grp_xFImageClip_600_800_1_2_4_0_3_0_800_s_fu_343            |    0    |    0    |  1.588  |   332   |   399   |    0    |
|          |            grp_xFReadOutStream_600_800_1_2_4_0_3_800_s_fu_352           |    0    |    0    |    0    |    62   |    86   |    0    |
|          |                      grp_xFSADBlockMatching_fu_359                      |    43   |    15   | 100.245 |  17103  |  37720  |    0    |
|          | grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_fu_373 |    0    |    1    |    0    |    95   |    83   |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                          p_read_10_read_fu_220                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           p_read29_read_fu_226                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           p_read18_read_fu_232                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          p_read_11_read_fu_238                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                          width_read_read_fu_244                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         height_read_read_fu_250                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           p_read_7_read_fu_256                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           p_read_8_read_fu_262                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           p_read_9_read_fu_268                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                         |    49   |    16   | 160.589 |  18978  |  40207  |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         height_c20_reg_462        |   16   |
|         height_c21_reg_456        |   16   |
|         height_c22_reg_450        |   16   |
|         height_c23_reg_444        |   16   |
|         height_c24_reg_438        |   16   |
|          height_c_reg_468         |   16   |
|     in_sobel_x_data_1_reg_516     |   16   |
|      in_sobel_x_data_reg_504      |   16   |
|     in_sobel_y_data_1_reg_522     |   16   |
|      in_sobel_y_data_reg_510      |   16   |
|        left_clipped_reg_528       |    8   |
|        p_disp_strm_reg_540        |   16   |
|          p_read18_reg_392         |   16   |
|          p_read29_reg_387         |   16   |
|         p_read_10_reg_382         |   16   |
|         p_read_11_reg_397         |   16   |
|       right_clipped_reg_534       |    8   |
| sbmstate_preFilterCap_c18_reg_492 |   32   |
| sbmstate_preFilterCap_c19_reg_486 |   32   |
|  sbmstate_preFilterCap_c_reg_498  |   32   |
|sbmstate_textureThreshold_c_reg_480|   32   |
| sbmstate_uniquenessRatio_c_reg_474|   32   |
|         width_c25_reg_426         |   16   |
|         width_c26_reg_420         |   16   |
|         width_c27_reg_414         |   16   |
|         width_c28_reg_408         |   16   |
|         width_c29_reg_402         |   16   |
|          width_c_reg_432          |   16   |
+-----------------------------------+--------+
|               Total               |   512  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_3_fu_274 |  p1  |   2  |  16  |   32   ||    9    |
| grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_3_fu_274 |  p2  |   2  |  16  |   32   ||    9    |
| grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_s_fu_286 |  p1  |   2  |  16  |   32   ||    9    |
| grp_Sobel_0_3_0_3_600_800_1_false_2_2_2_s_fu_286 |  p2  |   2  |  16  |   32   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   128  ||  6.352  ||    36   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   49   |   16   |   160  |  18978 |  40207 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   49   |   16   |   166  |  19490 |  40243 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
