// Seed: 626574081
module module_0 #(
    parameter id_13 = 32'd23,
    parameter id_14 = 32'd67
) (
    input tri1 id_0
    , id_11,
    input tri1 id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wire id_6,
    output wire id_7,
    output supply1 id_8,
    input tri id_9
);
  logic [7:0] id_12;
  assign id_12[1] = 1;
  assign id_8 = (id_0) ? 1'd0 : id_0;
  generate
    defparam id_13.id_14 = 1;
    assign id_7 = id_9;
  endgenerate
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output wor   id_2,
    input  tri1  id_3,
    output wor   id_4,
    output tri   id_5,
    input  tri1  id_6,
    output uwire id_7,
    output uwire id_8
);
  wire id_10;
  module_0(
      id_6, id_0, id_3, id_8, id_3, id_5, id_1, id_1, id_1, id_6
  );
endmodule
