$date
	Sun Oct 30 08:02:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lut_tb $end
$var wire 4 ! count_tb [3:0] $end
$var reg 12 " in_tb [11:0] $end
$scope module uut $end
$var wire 12 # in [11:0] $end
$var wire 4 $ count [3:0] $end
$var wire 3 % c [2:0] $end
$var wire 3 & b [2:0] $end
$var wire 3 ' a [2:0] $end
$scope module r1 $end
$var wire 4 ( in [3:0] $end
$var wire 3 ) out [2:0] $end
$upscope $end
$scope module r2 $end
$var wire 4 * in [3:0] $end
$var wire 3 + out [2:0] $end
$upscope $end
$scope module r3 $end
$var wire 4 , in [3:0] $end
$var wire 3 - out [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 -
b1100 ,
b10 +
b101 *
b1 )
b1000 (
b1 '
b10 &
b10 %
b101 $
b100001011100 #
b100001011100 "
b101 !
$end
#5
b10 '
b10 )
b101 (
b1010 *
b111 !
b111 $
b11 %
b11 -
b1101 ,
b10110101101 "
b10110101101 #
#7
b1 '
b1 )
b1000 (
b101 *
b101 !
b101 $
b10 %
b10 -
b1100 ,
b100001011100 "
b100001011100 #
