{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701629738769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701629738769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 00:25:38 2023 " "Processing started: Mon Dec 04 00:25:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701629738769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629738769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reservation_Station -c Reservation_Station " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reservation_Station -c Reservation_Station" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629738769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701629739084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701629739084 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement Reservation_Station.vhdl(104) " "VHDL syntax error at Reservation_Station.vhdl(104) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745356 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Reservation_Station.vhdl(107) " "VHDL syntax error at Reservation_Station.vhdl(107) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 107 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745356 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Reservation_Station.vhdl(110) " "VHDL syntax error at Reservation_Station.vhdl(110) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745356 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Reservation_Station.vhdl(115) " "VHDL syntax error at Reservation_Station.vhdl(115) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Reservation_Station.vhdl(118) " "VHDL syntax error at Reservation_Station.vhdl(118) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 118 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Reservation_Station.vhdl(120) " "VHDL syntax error at Reservation_Station.vhdl(120) near text \"then\";  expecting \"<=\"" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Reservation_Station.vhdl(123) " "VHDL syntax error at Reservation_Station.vhdl(123) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Reservation_Station.vhdl(126) " "VHDL syntax error at Reservation_Station.vhdl(126) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Reservation_Station.vhdl" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file reservation_station.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_regs.vhdl 27 13 " "Found 27 design units, including 13 entities, in source file rs_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_regs " "Found design unit 1: RS_regs" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BIT1_REG-behav " "Found design unit 2: BIT1_REG-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 230 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ISSUED-behav " "Found design unit 3: ISSUED-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OPCODE-behav " "Found design unit 4: OPCODE-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 PC-behav " "Found design unit 5: PC-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 358 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OPR1-behav " "Found design unit 6: OPR1-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 V1-behav " "Found design unit 7: V1-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OPR2-behav " "Found design unit 8: OPR2-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 523 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 V2-behav " "Found design unit 9: V2-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 576 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 IMM9-behav " "Found design unit 10: IMM9-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 CZ-behav " "Found design unit 11: CZ-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 VCZ-behav " "Found design unit 12: VCZ-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 712 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 COND-behav " "Found design unit 13: COND-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 741 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 READY-behav " "Found design unit 14: READY-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 777 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT1_REG " "Found entity 1: BIT1_REG" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "2 ISSUED " "Found entity 2: ISSUED" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "3 OPCODE " "Found entity 3: OPCODE" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "4 PC " "Found entity 4: PC" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "5 OPR1 " "Found entity 5: OPR1" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "6 V1 " "Found entity 6: V1" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "7 OPR2 " "Found entity 7: OPR2" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "8 V2 " "Found entity 8: V2" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "9 IMM9 " "Found entity 9: IMM9" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "10 CZ " "Found entity 10: CZ" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "11 VCZ " "Found entity 11: VCZ" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "12 COND " "Found entity 12: COND" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""} { "Info" "ISGN_ENTITY_NAME" "13 READY " "Found entity 13: READY" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701629745362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701629745445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 00:25:45 2023 " "Processing ended: Mon Dec 04 00:25:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701629745445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701629745445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701629745445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701629745445 ""}
