<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</text>
<text>Date: Tue Mar 29 06:03:15 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF100T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>33483</cell>
 <cell>108600</cell>
 <cell>30.83</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>26430</cell>
 <cell>108600</cell>
 <cell>24.34</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>852</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>151</cell>
 <cell>284</cell>
 <cell>53.17</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>141</cell>
 <cell>284</cell>
 <cell>49.65</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>5</cell>
 <cell>142</cell>
 <cell>3.52</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>176</cell>
 <cell>1008</cell>
 <cell>17.46</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>28</cell>
 <cell>352</cell>
 <cell>7.95</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>336</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>10</cell>
 <cell>48</cell>
 <cell>20.83</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>BANKCTRL</cell>
 <cell>2</cell>
 <cell>4</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>BANKEN</cell>
 <cell>1</cell>
 <cell>4</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>2</cell>
 <cell>24</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>2</cell>
 <cell>4</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>TX_PLL</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>LINK</cell>
 <cell>1</cell>
 <cell>5</cell>
 <cell>20.00</cell>
</row>
<row>
 <cell>XCVR_REF_CLK</cell>
 <cell>1</cell>
 <cell>3</cell>
 <cell>33.33</cell>
</row>
<row>
 <cell>PCIE_COMMON</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>ICB_CLKDIV</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>4</cell>
 <cell>72</cell>
 <cell>5.56</cell>
</row>
<row>
 <cell>NGMUX</cell>
 <cell>1</cell>
 <cell>12</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>ICB_INT</cell>
 <cell>1</cell>
 <cell>12</cell>
 <cell>8.33</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>30363</cell>
 <cell>23310</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>2112</cell>
 <cell>2112</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>1008</cell>
 <cell>1008</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>33483</cell>
 <cell>26430</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>5</cell>
</row>
<row>
 <cell>7</cell>
 <cell>25</cell>
</row>
<row>
 <cell>8</cell>
 <cell>96</cell>
</row>
<row>
 <cell>9</cell>
 <cell>98</cell>
</row>
<row>
 <cell>10</cell>
 <cell>24</cell>
</row>
<row>
 <cell>11</cell>
 <cell>7</cell>
</row>
<row>
 <cell>12</cell>
 <cell>6</cell>
</row>
<row>
 <cell>13</cell>
 <cell>26</cell>
</row>
<row>
 <cell>14</cell>
 <cell>4</cell>
</row>
<row>
 <cell>15</cell>
 <cell>9</cell>
</row>
<row>
 <cell>17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>18</cell>
 <cell>5</cell>
</row>
<row>
 <cell>19</cell>
 <cell>4</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>21</cell>
 <cell>2</cell>
</row>
<row>
 <cell>22</cell>
 <cell>6</cell>
</row>
<row>
 <cell>23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>24</cell>
 <cell>7</cell>
</row>
<row>
 <cell>25</cell>
 <cell>5</cell>
</row>
<row>
 <cell>26</cell>
 <cell>5</cell>
</row>
<row>
 <cell>28</cell>
 <cell>2</cell>
</row>
<row>
 <cell>29</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>15</cell>
</row>
<row>
 <cell>32</cell>
 <cell>7</cell>
</row>
<row>
 <cell>33</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>366</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>627</cell>
</row>
<row>
 <cell>5</cell>
 <cell>135</cell>
</row>
<row>
 <cell>22</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>765</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>36</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>73</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>32</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Bidirectional I/O Pairs</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>22936</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0_SYS_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>7315</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/reset_n_int_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>5744</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_net_1474</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Ib1A09tuj4226Arj/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>4005</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dff_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3708</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/sysReset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1178</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLKINT_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLKINT_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>61</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_C0_0_OUT1_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>50</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_C0_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>720</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_net_766</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFgm5wJH6ufA35rzabJ</cell>
</row>
<row>
 <cell>699</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AND3_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND3_0</cell>
</row>
<row>
 <cell>576</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_net_765</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFgm5wJH6ufA35rzahn</cell>
</row>
<row>
 <cell>421</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/DDRPHY_BLK_0_CAL_SELECT</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select</cell>
</row>
<row>
 <cell>381</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/sysReset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset</cell>
</row>
<row>
 <cell>375</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_net_2088</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_i_213/ImaD1B5BeGElqbitq0dyruggAyFjJ9ovrfz9FfnbH3g533GoDf7yyDDm3</cell>
</row>
<row>
 <cell>339</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_net_1475</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/IbrrrJv5s53EJFne</cell>
</row>
<row>
 <cell>296</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset</cell>
</row>
<row>
 <cell>288</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/MSC_net_601</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/Ib1lnogdCijfnhm3</cell>
</row>
<row>
 <cell>288</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/MSC_net_602</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/Ib1lnogdCijfnhhn</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>720</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_net_766</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFgm5wJH6ufA35rzabJ</cell>
</row>
<row>
 <cell>699</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AND3_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND3_0</cell>
</row>
<row>
 <cell>576</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_net_765</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFgm5wJH6ufA35rzahn</cell>
</row>
<row>
 <cell>421</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/DDRPHY_BLK_0_CAL_SELECT</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select</cell>
</row>
<row>
 <cell>381</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/sysReset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset</cell>
</row>
<row>
 <cell>375</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_net_2088</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_i_213/ImaD1B5BeGElqbitq0dyruggAyFjJ9ovrfz9FfnbH3g533GoDf7yyDDm3</cell>
</row>
<row>
 <cell>339</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_net_1475</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/IbrrrJv5s53EJFne</cell>
</row>
<row>
 <cell>296</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset</cell>
</row>
<row>
 <cell>288</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/MSC_net_601</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/Ib1lnogdCijfnhm3</cell>
</row>
<row>
 <cell>288</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/MSC_net_602</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/Ib1lnogdCijfnhhn</cell>
</row>
</table>
</doc>
