[[aiot陳金生]]
第一題陳老師版本略好
```verilog
module v1(clk,sc,seg);

	input clk;
	output reg [3:0] sc;
	output reg [7:0] seg;
	reg[11:0]f;
	
	always @ (posedge clk )
	f=f+1;
	always @ (posedge f[11] )
	begin
		sc=sc<<1;
		if (sc == 0) sc=1;
		case (sc)
	            1: seg <=8'b00110000;
	            2: seg <=8'b11111110;
	            4: seg <=8'b01111111;
	            8: seg <=8'b01111110;
	endcase
	end

endmodule

```
[[aiot蔡佳喻]]
```verilog
module digital_test1(clk, s, a, b, c, d, e, f, g, dp);
	input clk;
	output	reg	[3:0]s ;//選擇七段顯示器哪一位置,s[0] =最右邊的數字
	output	reg	 a, b, c, d, e, f, g, dp ;
	reg	[7:0]t = 8'h00;

	always@(posedge clk)begin	
		t	<=	t + 1'b1;
	end
	always@(posedge t[7])begin
		s = {s[2:0],s[3]};
		case(s)
			4'b0001:begin	{a,b,c,d,e,f,g,dp} <= 8'b01100001;	end //{a,b,c,d,e,f,g,dp}
			4'b0010:begin	{a,b,c,d,e,f,g,dp} <= 8'b11011010;	end
			4'b0100:begin	{a,b,c,d,e,f,g,dp} <= 8'b11110010;	end
			4'b1000:begin	{a,b,c,d,e,f,g,dp} <= 8'b01100110;	end
			default:begin
			s	<=	4'b0001;	end  //<=代表將右邊的值賦予左邊 
		endcase

	end
endmodule
```