-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue Jan 13 16:23:42 2026
-- Host        : daqmwpc4.kek.jp running 64-bit CentOS Linux release 7.8.2003 (Core)
-- Command     : write_vhdl -force -mode funcsim -rename_top monitor_seu_fifo -prefix
--               monitor_seu_fifo_ monitor_seu_fifo_sim_netlist.vhdl
-- Design      : monitor_seu_fifo
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of monitor_seu_fifo_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of monitor_seu_fifo_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of monitor_seu_fifo_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of monitor_seu_fifo_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of monitor_seu_fifo_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of monitor_seu_fifo_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of monitor_seu_fifo_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of monitor_seu_fifo_xpm_cdc_async_rst : entity is "ASYNC_RST";
end monitor_seu_fifo_xpm_cdc_async_rst;

architecture STRUCTURE of monitor_seu_fifo_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \monitor_seu_fifo_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \monitor_seu_fifo_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \monitor_seu_fifo_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \monitor_seu_fifo_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of monitor_seu_fifo_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of monitor_seu_fifo_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of monitor_seu_fifo_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of monitor_seu_fifo_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of monitor_seu_fifo_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of monitor_seu_fifo_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of monitor_seu_fifo_xpm_cdc_gray : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of monitor_seu_fifo_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of monitor_seu_fifo_xpm_cdc_gray : entity is "GRAY";
end monitor_seu_fifo_xpm_cdc_gray;

architecture STRUCTURE of monitor_seu_fifo_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair9";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(10),
      I1 => \dest_graysync_ff[1]\(11),
      O => binval(10)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => binval(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => binval(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => binval(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => binval(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => binval(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(11),
      I4 => \dest_graysync_ff[1]\(9),
      I5 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(9),
      O => binval(8)
    );
\dest_out_bin_ff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(10),
      O => binval(9)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(10),
      Q => dest_out_bin(10),
      R => '0'
    );
\dest_out_bin_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => dest_out_bin(11),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \monitor_seu_fifo_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \monitor_seu_fifo_xpm_cdc_gray__2\ : entity is "GRAY";
end \monitor_seu_fifo_xpm_cdc_gray__2\;

architecture STRUCTURE of \monitor_seu_fifo_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair4";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(10),
      I1 => \dest_graysync_ff[1]\(11),
      O => binval(10)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => binval(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => binval(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => binval(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => binval(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => binval(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(11),
      I4 => \dest_graysync_ff[1]\(9),
      I5 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(9),
      O => binval(8)
    );
\dest_out_bin_ff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(10),
      O => binval(9)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(10),
      Q => dest_out_bin(10),
      R => '0'
    );
\dest_out_bin_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => dest_out_bin(11),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of monitor_seu_fifo_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of monitor_seu_fifo_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of monitor_seu_fifo_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of monitor_seu_fifo_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of monitor_seu_fifo_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of monitor_seu_fifo_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of monitor_seu_fifo_xpm_cdc_single : entity is "SINGLE";
end monitor_seu_fifo_xpm_cdc_single;

architecture STRUCTURE of monitor_seu_fifo_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \monitor_seu_fifo_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \monitor_seu_fifo_xpm_cdc_single__2\ : entity is "SINGLE";
end \monitor_seu_fifo_xpm_cdc_single__2\;

architecture STRUCTURE of \monitor_seu_fifo_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_compare is
  port (
    comp1 : out STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end monitor_seu_fifo_compare;

architecture STRUCTURE of monitor_seu_fifo_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => \gmux.gm[5].gms.ms_0\(0),
      I2 => RD_PNTR_WR(1),
      I3 => \gmux.gm[5].gms.ms_0\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => \gmux.gm[5].gms.ms_0\(2),
      I2 => RD_PNTR_WR(3),
      I3 => \gmux.gm[5].gms.ms_0\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(4),
      I1 => \gmux.gm[5].gms.ms_0\(4),
      I2 => RD_PNTR_WR(5),
      I3 => \gmux.gm[5].gms.ms_0\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(6),
      I1 => \gmux.gm[5].gms.ms_0\(6),
      I2 => RD_PNTR_WR(7),
      I3 => \gmux.gm[5].gms.ms_0\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(8),
      I1 => \gmux.gm[5].gms.ms_0\(8),
      I2 => RD_PNTR_WR(9),
      I3 => \gmux.gm[5].gms.ms_0\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(10),
      I1 => \gmux.gm[5].gms.ms_0\(10),
      I2 => RD_PNTR_WR(11),
      I3 => \gmux.gm[5].gms.ms_0\(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_compare_0 is
  port (
    comp2 : out STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of monitor_seu_fifo_compare_0 : entity is "compare";
end monitor_seu_fifo_compare_0;

architecture STRUCTURE of monitor_seu_fifo_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => D(0),
      I2 => RD_PNTR_WR(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => D(2),
      I2 => RD_PNTR_WR(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(4),
      I1 => D(4),
      I2 => RD_PNTR_WR(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(6),
      I1 => D(6),
      I2 => RD_PNTR_WR(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(8),
      I1 => D(8),
      I2 => RD_PNTR_WR(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(10),
      I1 => D(10),
      I2 => RD_PNTR_WR(11),
      I3 => D(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of monitor_seu_fifo_compare_1 : entity is "compare";
end monitor_seu_fifo_compare_1;

architecture STRUCTURE of monitor_seu_fifo_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => Q(0),
      I2 => WR_PNTR_RD(1),
      I3 => Q(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(2),
      I1 => Q(2),
      I2 => WR_PNTR_RD(3),
      I3 => Q(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(4),
      I1 => Q(4),
      I2 => WR_PNTR_RD(5),
      I3 => Q(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(6),
      I1 => Q(6),
      I2 => WR_PNTR_RD(7),
      I3 => Q(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(8),
      I1 => Q(8),
      I2 => WR_PNTR_RD(9),
      I3 => Q(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(10),
      I1 => Q(10),
      I2 => WR_PNTR_RD(11),
      I3 => Q(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    rd_pntr_plus1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of monitor_seu_fifo_compare_2 : entity is "compare";
end monitor_seu_fifo_compare_2;

architecture STRUCTURE of monitor_seu_fifo_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => WR_PNTR_RD(8),
      I2 => rd_pntr_plus1(9),
      I3 => WR_PNTR_RD(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => WR_PNTR_RD(10),
      I2 => rd_pntr_plus1(11),
      I3 => WR_PNTR_RD(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_dmem is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i[2]_i_26_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[2]_i_26_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_26_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_26_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_4\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_18_0\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[2]_i_18_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_18_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_18_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_17_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_17_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_17_2\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_0\ : in STD_LOGIC;
    \gpr1.dout_i[5]_i_25_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[5]_i_17_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[6]_i_17_1\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_2\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_3\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_4\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_5\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_6\ : in STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gpr1.dout_i[7]_i_18_0\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_1\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_2\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_3\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_4\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_5\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_6\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_7\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_8\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_9\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_10\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_11\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end monitor_seu_fifo_dmem;

architecture STRUCTURE of monitor_seu_fifo_dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_7_7_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_6_6_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_7_7_n_0 : STD_LOGIC;
  signal dout_i0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gpr1.dout_i[0]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_63_0_2 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_63_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_63_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_0_63_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_3_5 : label is 63;
  attribute ram_offset of RAM_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_0_63_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_0_63_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_6_6 : label is 63;
  attribute ram_offset of RAM_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_0_63_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_0_63_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of RAM_reg_0_63_7_7 : label is 63;
  attribute ram_offset of RAM_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1024_1087_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1024_1087_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of RAM_reg_1024_1087_0_2 : label is 1087;
  attribute ram_offset of RAM_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1024_1087_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1024_1087_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of RAM_reg_1024_1087_3_5 : label is 1087;
  attribute ram_offset of RAM_reg_1024_1087_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1024_1087_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1024_1087_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1024_1087_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1024_1087_6_6 : label is 1024;
  attribute ram_addr_end of RAM_reg_1024_1087_6_6 : label is 1087;
  attribute ram_offset of RAM_reg_1024_1087_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1024_1087_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1024_1087_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1024_1087_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1024_1087_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1024_1087_7_7 : label is 1024;
  attribute ram_addr_end of RAM_reg_1024_1087_7_7 : label is 1087;
  attribute ram_offset of RAM_reg_1024_1087_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1024_1087_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1024_1087_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1088_1151_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1088_1151_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of RAM_reg_1088_1151_0_2 : label is 1151;
  attribute ram_offset of RAM_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1088_1151_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1088_1151_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of RAM_reg_1088_1151_3_5 : label is 1151;
  attribute ram_offset of RAM_reg_1088_1151_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1088_1151_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1088_1151_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1088_1151_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1088_1151_6_6 : label is 1088;
  attribute ram_addr_end of RAM_reg_1088_1151_6_6 : label is 1151;
  attribute ram_offset of RAM_reg_1088_1151_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1088_1151_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1088_1151_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1088_1151_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1088_1151_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1088_1151_7_7 : label is 1088;
  attribute ram_addr_end of RAM_reg_1088_1151_7_7 : label is 1151;
  attribute ram_offset of RAM_reg_1088_1151_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1088_1151_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1088_1151_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1152_1215_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1152_1215_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of RAM_reg_1152_1215_0_2 : label is 1215;
  attribute ram_offset of RAM_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1152_1215_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1152_1215_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of RAM_reg_1152_1215_3_5 : label is 1215;
  attribute ram_offset of RAM_reg_1152_1215_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1152_1215_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1152_1215_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1152_1215_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1152_1215_6_6 : label is 1152;
  attribute ram_addr_end of RAM_reg_1152_1215_6_6 : label is 1215;
  attribute ram_offset of RAM_reg_1152_1215_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1152_1215_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1152_1215_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1152_1215_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1152_1215_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1152_1215_7_7 : label is 1152;
  attribute ram_addr_end of RAM_reg_1152_1215_7_7 : label is 1215;
  attribute ram_offset of RAM_reg_1152_1215_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1152_1215_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1152_1215_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1216_1279_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1216_1279_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of RAM_reg_1216_1279_0_2 : label is 1279;
  attribute ram_offset of RAM_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1216_1279_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1216_1279_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of RAM_reg_1216_1279_3_5 : label is 1279;
  attribute ram_offset of RAM_reg_1216_1279_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1216_1279_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1216_1279_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1216_1279_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1216_1279_6_6 : label is 1216;
  attribute ram_addr_end of RAM_reg_1216_1279_6_6 : label is 1279;
  attribute ram_offset of RAM_reg_1216_1279_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1216_1279_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1216_1279_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1216_1279_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1216_1279_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1216_1279_7_7 : label is 1216;
  attribute ram_addr_end of RAM_reg_1216_1279_7_7 : label is 1279;
  attribute ram_offset of RAM_reg_1216_1279_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1216_1279_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1216_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1280_1343_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1280_1343_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of RAM_reg_1280_1343_0_2 : label is 1343;
  attribute ram_offset of RAM_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1280_1343_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1280_1343_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of RAM_reg_1280_1343_3_5 : label is 1343;
  attribute ram_offset of RAM_reg_1280_1343_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1280_1343_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1280_1343_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1280_1343_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1280_1343_6_6 : label is 1280;
  attribute ram_addr_end of RAM_reg_1280_1343_6_6 : label is 1343;
  attribute ram_offset of RAM_reg_1280_1343_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1280_1343_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1280_1343_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1280_1343_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1280_1343_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1280_1343_7_7 : label is 1280;
  attribute ram_addr_end of RAM_reg_1280_1343_7_7 : label is 1343;
  attribute ram_offset of RAM_reg_1280_1343_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1280_1343_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1280_1343_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_128_191_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_0_2 : label is 191;
  attribute ram_offset of RAM_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_128_191_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_3_5 : label is 191;
  attribute ram_offset of RAM_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_128_191_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_128_191_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_6_6 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_6_6 : label is 191;
  attribute ram_offset of RAM_reg_128_191_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_128_191_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_128_191_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_7_7 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_7_7 : label is 191;
  attribute ram_offset of RAM_reg_128_191_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1344_1407_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1344_1407_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of RAM_reg_1344_1407_0_2 : label is 1407;
  attribute ram_offset of RAM_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1344_1407_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1344_1407_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of RAM_reg_1344_1407_3_5 : label is 1407;
  attribute ram_offset of RAM_reg_1344_1407_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1344_1407_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1344_1407_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1344_1407_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1344_1407_6_6 : label is 1344;
  attribute ram_addr_end of RAM_reg_1344_1407_6_6 : label is 1407;
  attribute ram_offset of RAM_reg_1344_1407_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1344_1407_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1344_1407_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1344_1407_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1344_1407_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1344_1407_7_7 : label is 1344;
  attribute ram_addr_end of RAM_reg_1344_1407_7_7 : label is 1407;
  attribute ram_offset of RAM_reg_1344_1407_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1344_1407_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1344_1407_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1408_1471_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1408_1471_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of RAM_reg_1408_1471_0_2 : label is 1471;
  attribute ram_offset of RAM_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1408_1471_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1408_1471_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of RAM_reg_1408_1471_3_5 : label is 1471;
  attribute ram_offset of RAM_reg_1408_1471_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1408_1471_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1408_1471_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1408_1471_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1408_1471_6_6 : label is 1408;
  attribute ram_addr_end of RAM_reg_1408_1471_6_6 : label is 1471;
  attribute ram_offset of RAM_reg_1408_1471_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1408_1471_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1408_1471_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1408_1471_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1408_1471_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1408_1471_7_7 : label is 1408;
  attribute ram_addr_end of RAM_reg_1408_1471_7_7 : label is 1471;
  attribute ram_offset of RAM_reg_1408_1471_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1408_1471_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1408_1471_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1472_1535_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1472_1535_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of RAM_reg_1472_1535_0_2 : label is 1535;
  attribute ram_offset of RAM_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1472_1535_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1472_1535_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of RAM_reg_1472_1535_3_5 : label is 1535;
  attribute ram_offset of RAM_reg_1472_1535_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1472_1535_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1472_1535_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1472_1535_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1472_1535_6_6 : label is 1472;
  attribute ram_addr_end of RAM_reg_1472_1535_6_6 : label is 1535;
  attribute ram_offset of RAM_reg_1472_1535_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1472_1535_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1472_1535_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1472_1535_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1472_1535_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1472_1535_7_7 : label is 1472;
  attribute ram_addr_end of RAM_reg_1472_1535_7_7 : label is 1535;
  attribute ram_offset of RAM_reg_1472_1535_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1472_1535_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1472_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1536_1599_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1536_1599_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of RAM_reg_1536_1599_0_2 : label is 1599;
  attribute ram_offset of RAM_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1536_1599_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1536_1599_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of RAM_reg_1536_1599_3_5 : label is 1599;
  attribute ram_offset of RAM_reg_1536_1599_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1536_1599_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1536_1599_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1536_1599_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1536_1599_6_6 : label is 1536;
  attribute ram_addr_end of RAM_reg_1536_1599_6_6 : label is 1599;
  attribute ram_offset of RAM_reg_1536_1599_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1536_1599_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1536_1599_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1536_1599_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1536_1599_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1536_1599_7_7 : label is 1536;
  attribute ram_addr_end of RAM_reg_1536_1599_7_7 : label is 1599;
  attribute ram_offset of RAM_reg_1536_1599_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1536_1599_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1536_1599_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1600_1663_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1600_1663_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of RAM_reg_1600_1663_0_2 : label is 1663;
  attribute ram_offset of RAM_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1600_1663_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1600_1663_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of RAM_reg_1600_1663_3_5 : label is 1663;
  attribute ram_offset of RAM_reg_1600_1663_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1600_1663_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1600_1663_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1600_1663_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1600_1663_6_6 : label is 1600;
  attribute ram_addr_end of RAM_reg_1600_1663_6_6 : label is 1663;
  attribute ram_offset of RAM_reg_1600_1663_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1600_1663_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1600_1663_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1600_1663_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1600_1663_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1600_1663_7_7 : label is 1600;
  attribute ram_addr_end of RAM_reg_1600_1663_7_7 : label is 1663;
  attribute ram_offset of RAM_reg_1600_1663_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1600_1663_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1600_1663_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1664_1727_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1664_1727_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of RAM_reg_1664_1727_0_2 : label is 1727;
  attribute ram_offset of RAM_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1664_1727_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1664_1727_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of RAM_reg_1664_1727_3_5 : label is 1727;
  attribute ram_offset of RAM_reg_1664_1727_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1664_1727_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1664_1727_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1664_1727_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1664_1727_6_6 : label is 1664;
  attribute ram_addr_end of RAM_reg_1664_1727_6_6 : label is 1727;
  attribute ram_offset of RAM_reg_1664_1727_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1664_1727_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1664_1727_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1664_1727_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1664_1727_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1664_1727_7_7 : label is 1664;
  attribute ram_addr_end of RAM_reg_1664_1727_7_7 : label is 1727;
  attribute ram_offset of RAM_reg_1664_1727_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1664_1727_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1664_1727_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1728_1791_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1728_1791_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of RAM_reg_1728_1791_0_2 : label is 1791;
  attribute ram_offset of RAM_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1728_1791_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1728_1791_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of RAM_reg_1728_1791_3_5 : label is 1791;
  attribute ram_offset of RAM_reg_1728_1791_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1728_1791_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1728_1791_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1728_1791_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1728_1791_6_6 : label is 1728;
  attribute ram_addr_end of RAM_reg_1728_1791_6_6 : label is 1791;
  attribute ram_offset of RAM_reg_1728_1791_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1728_1791_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1728_1791_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1728_1791_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1728_1791_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1728_1791_7_7 : label is 1728;
  attribute ram_addr_end of RAM_reg_1728_1791_7_7 : label is 1791;
  attribute ram_offset of RAM_reg_1728_1791_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1728_1791_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1728_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1792_1855_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1792_1855_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of RAM_reg_1792_1855_0_2 : label is 1855;
  attribute ram_offset of RAM_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1792_1855_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1792_1855_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of RAM_reg_1792_1855_3_5 : label is 1855;
  attribute ram_offset of RAM_reg_1792_1855_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1792_1855_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1792_1855_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1792_1855_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1792_1855_6_6 : label is 1792;
  attribute ram_addr_end of RAM_reg_1792_1855_6_6 : label is 1855;
  attribute ram_offset of RAM_reg_1792_1855_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1792_1855_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1792_1855_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1792_1855_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1792_1855_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1792_1855_7_7 : label is 1792;
  attribute ram_addr_end of RAM_reg_1792_1855_7_7 : label is 1855;
  attribute ram_offset of RAM_reg_1792_1855_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1792_1855_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1792_1855_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1856_1919_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1856_1919_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of RAM_reg_1856_1919_0_2 : label is 1919;
  attribute ram_offset of RAM_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1856_1919_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1856_1919_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of RAM_reg_1856_1919_3_5 : label is 1919;
  attribute ram_offset of RAM_reg_1856_1919_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1856_1919_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1856_1919_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1856_1919_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1856_1919_6_6 : label is 1856;
  attribute ram_addr_end of RAM_reg_1856_1919_6_6 : label is 1919;
  attribute ram_offset of RAM_reg_1856_1919_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1856_1919_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1856_1919_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1856_1919_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1856_1919_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1856_1919_7_7 : label is 1856;
  attribute ram_addr_end of RAM_reg_1856_1919_7_7 : label is 1919;
  attribute ram_offset of RAM_reg_1856_1919_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1856_1919_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1856_1919_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1920_1983_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1920_1983_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of RAM_reg_1920_1983_0_2 : label is 1983;
  attribute ram_offset of RAM_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1920_1983_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1920_1983_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of RAM_reg_1920_1983_3_5 : label is 1983;
  attribute ram_offset of RAM_reg_1920_1983_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1920_1983_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1920_1983_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1920_1983_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1920_1983_6_6 : label is 1920;
  attribute ram_addr_end of RAM_reg_1920_1983_6_6 : label is 1983;
  attribute ram_offset of RAM_reg_1920_1983_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1920_1983_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1920_1983_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1920_1983_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1920_1983_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1920_1983_7_7 : label is 1920;
  attribute ram_addr_end of RAM_reg_1920_1983_7_7 : label is 1983;
  attribute ram_offset of RAM_reg_1920_1983_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1920_1983_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1920_1983_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_192_255_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_0_2 : label is 255;
  attribute ram_offset of RAM_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_192_255_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_3_5 : label is 255;
  attribute ram_offset of RAM_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_192_255_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_192_255_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_6_6 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_6_6 : label is 255;
  attribute ram_offset of RAM_reg_192_255_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_192_255_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_192_255_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_7_7 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_7_7 : label is 255;
  attribute ram_offset of RAM_reg_192_255_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1984_2047_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1984_2047_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of RAM_reg_1984_2047_0_2 : label is 2047;
  attribute ram_offset of RAM_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_1984_2047_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1984_2047_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of RAM_reg_1984_2047_3_5 : label is 2047;
  attribute ram_offset of RAM_reg_1984_2047_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_1984_2047_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_1984_2047_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1984_2047_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1984_2047_6_6 : label is 1984;
  attribute ram_addr_end of RAM_reg_1984_2047_6_6 : label is 2047;
  attribute ram_offset of RAM_reg_1984_2047_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_1984_2047_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_1984_2047_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_1984_2047_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_1984_2047_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_1984_2047_7_7 : label is 1984;
  attribute ram_addr_end of RAM_reg_1984_2047_7_7 : label is 2047;
  attribute ram_offset of RAM_reg_1984_2047_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_1984_2047_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_1984_2047_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2048_2111_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2048_2111_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of RAM_reg_2048_2111_0_2 : label is 2111;
  attribute ram_offset of RAM_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2048_2111_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2048_2111_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of RAM_reg_2048_2111_3_5 : label is 2111;
  attribute ram_offset of RAM_reg_2048_2111_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2048_2111_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2048_2111_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2048_2111_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2048_2111_6_6 : label is 2048;
  attribute ram_addr_end of RAM_reg_2048_2111_6_6 : label is 2111;
  attribute ram_offset of RAM_reg_2048_2111_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2048_2111_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2048_2111_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2048_2111_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2048_2111_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2048_2111_7_7 : label is 2048;
  attribute ram_addr_end of RAM_reg_2048_2111_7_7 : label is 2111;
  attribute ram_offset of RAM_reg_2048_2111_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2048_2111_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2048_2111_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2112_2175_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2112_2175_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of RAM_reg_2112_2175_0_2 : label is 2175;
  attribute ram_offset of RAM_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2112_2175_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2112_2175_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of RAM_reg_2112_2175_3_5 : label is 2175;
  attribute ram_offset of RAM_reg_2112_2175_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2112_2175_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2112_2175_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2112_2175_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2112_2175_6_6 : label is 2112;
  attribute ram_addr_end of RAM_reg_2112_2175_6_6 : label is 2175;
  attribute ram_offset of RAM_reg_2112_2175_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2112_2175_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2112_2175_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2112_2175_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2112_2175_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2112_2175_7_7 : label is 2112;
  attribute ram_addr_end of RAM_reg_2112_2175_7_7 : label is 2175;
  attribute ram_offset of RAM_reg_2112_2175_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2112_2175_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2112_2175_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2176_2239_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2176_2239_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of RAM_reg_2176_2239_0_2 : label is 2239;
  attribute ram_offset of RAM_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2176_2239_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2176_2239_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of RAM_reg_2176_2239_3_5 : label is 2239;
  attribute ram_offset of RAM_reg_2176_2239_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2176_2239_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2176_2239_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2176_2239_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2176_2239_6_6 : label is 2176;
  attribute ram_addr_end of RAM_reg_2176_2239_6_6 : label is 2239;
  attribute ram_offset of RAM_reg_2176_2239_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2176_2239_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2176_2239_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2176_2239_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2176_2239_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2176_2239_7_7 : label is 2176;
  attribute ram_addr_end of RAM_reg_2176_2239_7_7 : label is 2239;
  attribute ram_offset of RAM_reg_2176_2239_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2176_2239_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2176_2239_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2240_2303_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2240_2303_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of RAM_reg_2240_2303_0_2 : label is 2303;
  attribute ram_offset of RAM_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2240_2303_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2240_2303_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2240_2303_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of RAM_reg_2240_2303_3_5 : label is 2303;
  attribute ram_offset of RAM_reg_2240_2303_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2240_2303_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2240_2303_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2240_2303_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2240_2303_6_6 : label is 2240;
  attribute ram_addr_end of RAM_reg_2240_2303_6_6 : label is 2303;
  attribute ram_offset of RAM_reg_2240_2303_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2240_2303_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2240_2303_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2240_2303_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2240_2303_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2240_2303_7_7 : label is 2240;
  attribute ram_addr_end of RAM_reg_2240_2303_7_7 : label is 2303;
  attribute ram_offset of RAM_reg_2240_2303_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2240_2303_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2240_2303_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2304_2367_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2304_2367_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of RAM_reg_2304_2367_0_2 : label is 2367;
  attribute ram_offset of RAM_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2304_2367_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2304_2367_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of RAM_reg_2304_2367_3_5 : label is 2367;
  attribute ram_offset of RAM_reg_2304_2367_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2304_2367_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2304_2367_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2304_2367_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2304_2367_6_6 : label is 2304;
  attribute ram_addr_end of RAM_reg_2304_2367_6_6 : label is 2367;
  attribute ram_offset of RAM_reg_2304_2367_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2304_2367_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2304_2367_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2304_2367_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2304_2367_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2304_2367_7_7 : label is 2304;
  attribute ram_addr_end of RAM_reg_2304_2367_7_7 : label is 2367;
  attribute ram_offset of RAM_reg_2304_2367_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2304_2367_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2304_2367_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2368_2431_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2368_2431_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of RAM_reg_2368_2431_0_2 : label is 2431;
  attribute ram_offset of RAM_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2368_2431_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2368_2431_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of RAM_reg_2368_2431_3_5 : label is 2431;
  attribute ram_offset of RAM_reg_2368_2431_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2368_2431_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2368_2431_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2368_2431_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2368_2431_6_6 : label is 2368;
  attribute ram_addr_end of RAM_reg_2368_2431_6_6 : label is 2431;
  attribute ram_offset of RAM_reg_2368_2431_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2368_2431_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2368_2431_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2368_2431_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2368_2431_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2368_2431_7_7 : label is 2368;
  attribute ram_addr_end of RAM_reg_2368_2431_7_7 : label is 2431;
  attribute ram_offset of RAM_reg_2368_2431_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2368_2431_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2368_2431_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2432_2495_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2432_2495_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of RAM_reg_2432_2495_0_2 : label is 2495;
  attribute ram_offset of RAM_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2432_2495_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2432_2495_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of RAM_reg_2432_2495_3_5 : label is 2495;
  attribute ram_offset of RAM_reg_2432_2495_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2432_2495_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2432_2495_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2432_2495_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2432_2495_6_6 : label is 2432;
  attribute ram_addr_end of RAM_reg_2432_2495_6_6 : label is 2495;
  attribute ram_offset of RAM_reg_2432_2495_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2432_2495_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2432_2495_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2432_2495_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2432_2495_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2432_2495_7_7 : label is 2432;
  attribute ram_addr_end of RAM_reg_2432_2495_7_7 : label is 2495;
  attribute ram_offset of RAM_reg_2432_2495_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2432_2495_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2432_2495_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2496_2559_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2496_2559_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of RAM_reg_2496_2559_0_2 : label is 2559;
  attribute ram_offset of RAM_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2496_2559_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2496_2559_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of RAM_reg_2496_2559_3_5 : label is 2559;
  attribute ram_offset of RAM_reg_2496_2559_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2496_2559_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2496_2559_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2496_2559_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2496_2559_6_6 : label is 2496;
  attribute ram_addr_end of RAM_reg_2496_2559_6_6 : label is 2559;
  attribute ram_offset of RAM_reg_2496_2559_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2496_2559_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2496_2559_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2496_2559_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2496_2559_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2496_2559_7_7 : label is 2496;
  attribute ram_addr_end of RAM_reg_2496_2559_7_7 : label is 2559;
  attribute ram_offset of RAM_reg_2496_2559_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2496_2559_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2496_2559_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2560_2623_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2560_2623_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of RAM_reg_2560_2623_0_2 : label is 2623;
  attribute ram_offset of RAM_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2560_2623_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2560_2623_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of RAM_reg_2560_2623_3_5 : label is 2623;
  attribute ram_offset of RAM_reg_2560_2623_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2560_2623_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2560_2623_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2560_2623_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2560_2623_6_6 : label is 2560;
  attribute ram_addr_end of RAM_reg_2560_2623_6_6 : label is 2623;
  attribute ram_offset of RAM_reg_2560_2623_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2560_2623_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2560_2623_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2560_2623_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2560_2623_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2560_2623_7_7 : label is 2560;
  attribute ram_addr_end of RAM_reg_2560_2623_7_7 : label is 2623;
  attribute ram_offset of RAM_reg_2560_2623_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2560_2623_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2560_2623_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_256_319_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_256_319_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of RAM_reg_256_319_0_2 : label is 319;
  attribute ram_offset of RAM_reg_256_319_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_256_319_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_256_319_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of RAM_reg_256_319_3_5 : label is 319;
  attribute ram_offset of RAM_reg_256_319_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_256_319_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_256_319_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_256_319_6_6 : label is 256;
  attribute ram_addr_end of RAM_reg_256_319_6_6 : label is 319;
  attribute ram_offset of RAM_reg_256_319_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_256_319_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_256_319_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_256_319_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_256_319_7_7 : label is 256;
  attribute ram_addr_end of RAM_reg_256_319_7_7 : label is 319;
  attribute ram_offset of RAM_reg_256_319_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_256_319_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2624_2687_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2624_2687_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of RAM_reg_2624_2687_0_2 : label is 2687;
  attribute ram_offset of RAM_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2624_2687_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2624_2687_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of RAM_reg_2624_2687_3_5 : label is 2687;
  attribute ram_offset of RAM_reg_2624_2687_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2624_2687_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2624_2687_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2624_2687_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2624_2687_6_6 : label is 2624;
  attribute ram_addr_end of RAM_reg_2624_2687_6_6 : label is 2687;
  attribute ram_offset of RAM_reg_2624_2687_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2624_2687_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2624_2687_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2624_2687_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2624_2687_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2624_2687_7_7 : label is 2624;
  attribute ram_addr_end of RAM_reg_2624_2687_7_7 : label is 2687;
  attribute ram_offset of RAM_reg_2624_2687_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2624_2687_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2624_2687_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2688_2751_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2688_2751_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of RAM_reg_2688_2751_0_2 : label is 2751;
  attribute ram_offset of RAM_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2688_2751_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2688_2751_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of RAM_reg_2688_2751_3_5 : label is 2751;
  attribute ram_offset of RAM_reg_2688_2751_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2688_2751_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2688_2751_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2688_2751_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2688_2751_6_6 : label is 2688;
  attribute ram_addr_end of RAM_reg_2688_2751_6_6 : label is 2751;
  attribute ram_offset of RAM_reg_2688_2751_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2688_2751_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2688_2751_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2688_2751_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2688_2751_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2688_2751_7_7 : label is 2688;
  attribute ram_addr_end of RAM_reg_2688_2751_7_7 : label is 2751;
  attribute ram_offset of RAM_reg_2688_2751_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2688_2751_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2688_2751_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2752_2815_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2752_2815_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of RAM_reg_2752_2815_0_2 : label is 2815;
  attribute ram_offset of RAM_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2752_2815_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2752_2815_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of RAM_reg_2752_2815_3_5 : label is 2815;
  attribute ram_offset of RAM_reg_2752_2815_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2752_2815_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2752_2815_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2752_2815_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2752_2815_6_6 : label is 2752;
  attribute ram_addr_end of RAM_reg_2752_2815_6_6 : label is 2815;
  attribute ram_offset of RAM_reg_2752_2815_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2752_2815_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2752_2815_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2752_2815_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2752_2815_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2752_2815_7_7 : label is 2752;
  attribute ram_addr_end of RAM_reg_2752_2815_7_7 : label is 2815;
  attribute ram_offset of RAM_reg_2752_2815_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2752_2815_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2752_2815_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2816_2879_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2816_2879_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of RAM_reg_2816_2879_0_2 : label is 2879;
  attribute ram_offset of RAM_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2816_2879_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2816_2879_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of RAM_reg_2816_2879_3_5 : label is 2879;
  attribute ram_offset of RAM_reg_2816_2879_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2816_2879_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2816_2879_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2816_2879_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2816_2879_6_6 : label is 2816;
  attribute ram_addr_end of RAM_reg_2816_2879_6_6 : label is 2879;
  attribute ram_offset of RAM_reg_2816_2879_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2816_2879_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2816_2879_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2816_2879_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2816_2879_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2816_2879_7_7 : label is 2816;
  attribute ram_addr_end of RAM_reg_2816_2879_7_7 : label is 2879;
  attribute ram_offset of RAM_reg_2816_2879_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2816_2879_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2816_2879_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2880_2943_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2880_2943_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of RAM_reg_2880_2943_0_2 : label is 2943;
  attribute ram_offset of RAM_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2880_2943_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2880_2943_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of RAM_reg_2880_2943_3_5 : label is 2943;
  attribute ram_offset of RAM_reg_2880_2943_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2880_2943_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2880_2943_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2880_2943_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2880_2943_6_6 : label is 2880;
  attribute ram_addr_end of RAM_reg_2880_2943_6_6 : label is 2943;
  attribute ram_offset of RAM_reg_2880_2943_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2880_2943_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2880_2943_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2880_2943_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2880_2943_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2880_2943_7_7 : label is 2880;
  attribute ram_addr_end of RAM_reg_2880_2943_7_7 : label is 2943;
  attribute ram_offset of RAM_reg_2880_2943_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2880_2943_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2880_2943_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2944_3007_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2944_3007_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of RAM_reg_2944_3007_0_2 : label is 3007;
  attribute ram_offset of RAM_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_2944_3007_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2944_3007_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of RAM_reg_2944_3007_3_5 : label is 3007;
  attribute ram_offset of RAM_reg_2944_3007_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_2944_3007_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_2944_3007_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2944_3007_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2944_3007_6_6 : label is 2944;
  attribute ram_addr_end of RAM_reg_2944_3007_6_6 : label is 3007;
  attribute ram_offset of RAM_reg_2944_3007_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_2944_3007_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_2944_3007_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_2944_3007_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_2944_3007_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_2944_3007_7_7 : label is 2944;
  attribute ram_addr_end of RAM_reg_2944_3007_7_7 : label is 3007;
  attribute ram_offset of RAM_reg_2944_3007_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_2944_3007_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_2944_3007_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3008_3071_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3008_3071_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of RAM_reg_3008_3071_0_2 : label is 3071;
  attribute ram_offset of RAM_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3008_3071_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3008_3071_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of RAM_reg_3008_3071_3_5 : label is 3071;
  attribute ram_offset of RAM_reg_3008_3071_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3008_3071_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3008_3071_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3008_3071_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3008_3071_6_6 : label is 3008;
  attribute ram_addr_end of RAM_reg_3008_3071_6_6 : label is 3071;
  attribute ram_offset of RAM_reg_3008_3071_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3008_3071_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3008_3071_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3008_3071_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3008_3071_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3008_3071_7_7 : label is 3008;
  attribute ram_addr_end of RAM_reg_3008_3071_7_7 : label is 3071;
  attribute ram_offset of RAM_reg_3008_3071_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3008_3071_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3008_3071_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3072_3135_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3072_3135_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of RAM_reg_3072_3135_0_2 : label is 3135;
  attribute ram_offset of RAM_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3072_3135_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3072_3135_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of RAM_reg_3072_3135_3_5 : label is 3135;
  attribute ram_offset of RAM_reg_3072_3135_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3072_3135_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3072_3135_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3072_3135_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3072_3135_6_6 : label is 3072;
  attribute ram_addr_end of RAM_reg_3072_3135_6_6 : label is 3135;
  attribute ram_offset of RAM_reg_3072_3135_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3072_3135_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3072_3135_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3072_3135_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3072_3135_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3072_3135_7_7 : label is 3072;
  attribute ram_addr_end of RAM_reg_3072_3135_7_7 : label is 3135;
  attribute ram_offset of RAM_reg_3072_3135_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3072_3135_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3072_3135_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3136_3199_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3136_3199_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of RAM_reg_3136_3199_0_2 : label is 3199;
  attribute ram_offset of RAM_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3136_3199_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3136_3199_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of RAM_reg_3136_3199_3_5 : label is 3199;
  attribute ram_offset of RAM_reg_3136_3199_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3136_3199_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3136_3199_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3136_3199_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3136_3199_6_6 : label is 3136;
  attribute ram_addr_end of RAM_reg_3136_3199_6_6 : label is 3199;
  attribute ram_offset of RAM_reg_3136_3199_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3136_3199_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3136_3199_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3136_3199_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3136_3199_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3136_3199_7_7 : label is 3136;
  attribute ram_addr_end of RAM_reg_3136_3199_7_7 : label is 3199;
  attribute ram_offset of RAM_reg_3136_3199_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3136_3199_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3136_3199_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3200_3263_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3200_3263_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of RAM_reg_3200_3263_0_2 : label is 3263;
  attribute ram_offset of RAM_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3200_3263_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3200_3263_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of RAM_reg_3200_3263_3_5 : label is 3263;
  attribute ram_offset of RAM_reg_3200_3263_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3200_3263_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3200_3263_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3200_3263_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3200_3263_6_6 : label is 3200;
  attribute ram_addr_end of RAM_reg_3200_3263_6_6 : label is 3263;
  attribute ram_offset of RAM_reg_3200_3263_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3200_3263_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3200_3263_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3200_3263_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3200_3263_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3200_3263_7_7 : label is 3200;
  attribute ram_addr_end of RAM_reg_3200_3263_7_7 : label is 3263;
  attribute ram_offset of RAM_reg_3200_3263_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3200_3263_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3200_3263_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_320_383_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_320_383_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of RAM_reg_320_383_0_2 : label is 383;
  attribute ram_offset of RAM_reg_320_383_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_320_383_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_320_383_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of RAM_reg_320_383_3_5 : label is 383;
  attribute ram_offset of RAM_reg_320_383_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_320_383_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_320_383_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_320_383_6_6 : label is 320;
  attribute ram_addr_end of RAM_reg_320_383_6_6 : label is 383;
  attribute ram_offset of RAM_reg_320_383_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_320_383_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_320_383_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_320_383_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_320_383_7_7 : label is 320;
  attribute ram_addr_end of RAM_reg_320_383_7_7 : label is 383;
  attribute ram_offset of RAM_reg_320_383_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_320_383_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3264_3327_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3264_3327_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of RAM_reg_3264_3327_0_2 : label is 3327;
  attribute ram_offset of RAM_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3264_3327_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3264_3327_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of RAM_reg_3264_3327_3_5 : label is 3327;
  attribute ram_offset of RAM_reg_3264_3327_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3264_3327_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3264_3327_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3264_3327_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3264_3327_6_6 : label is 3264;
  attribute ram_addr_end of RAM_reg_3264_3327_6_6 : label is 3327;
  attribute ram_offset of RAM_reg_3264_3327_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3264_3327_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3264_3327_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3264_3327_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3264_3327_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3264_3327_7_7 : label is 3264;
  attribute ram_addr_end of RAM_reg_3264_3327_7_7 : label is 3327;
  attribute ram_offset of RAM_reg_3264_3327_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3264_3327_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3264_3327_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3328_3391_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3328_3391_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of RAM_reg_3328_3391_0_2 : label is 3391;
  attribute ram_offset of RAM_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3328_3391_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3328_3391_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of RAM_reg_3328_3391_3_5 : label is 3391;
  attribute ram_offset of RAM_reg_3328_3391_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3328_3391_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3328_3391_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3328_3391_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3328_3391_6_6 : label is 3328;
  attribute ram_addr_end of RAM_reg_3328_3391_6_6 : label is 3391;
  attribute ram_offset of RAM_reg_3328_3391_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3328_3391_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3328_3391_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3328_3391_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3328_3391_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3328_3391_7_7 : label is 3328;
  attribute ram_addr_end of RAM_reg_3328_3391_7_7 : label is 3391;
  attribute ram_offset of RAM_reg_3328_3391_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3328_3391_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3328_3391_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3392_3455_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3392_3455_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of RAM_reg_3392_3455_0_2 : label is 3455;
  attribute ram_offset of RAM_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3392_3455_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3392_3455_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of RAM_reg_3392_3455_3_5 : label is 3455;
  attribute ram_offset of RAM_reg_3392_3455_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3392_3455_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3392_3455_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3392_3455_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3392_3455_6_6 : label is 3392;
  attribute ram_addr_end of RAM_reg_3392_3455_6_6 : label is 3455;
  attribute ram_offset of RAM_reg_3392_3455_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3392_3455_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3392_3455_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3392_3455_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3392_3455_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3392_3455_7_7 : label is 3392;
  attribute ram_addr_end of RAM_reg_3392_3455_7_7 : label is 3455;
  attribute ram_offset of RAM_reg_3392_3455_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3392_3455_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3392_3455_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3456_3519_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3456_3519_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of RAM_reg_3456_3519_0_2 : label is 3519;
  attribute ram_offset of RAM_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3456_3519_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3456_3519_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of RAM_reg_3456_3519_3_5 : label is 3519;
  attribute ram_offset of RAM_reg_3456_3519_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3456_3519_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3456_3519_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3456_3519_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3456_3519_6_6 : label is 3456;
  attribute ram_addr_end of RAM_reg_3456_3519_6_6 : label is 3519;
  attribute ram_offset of RAM_reg_3456_3519_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3456_3519_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3456_3519_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3456_3519_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3456_3519_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3456_3519_7_7 : label is 3456;
  attribute ram_addr_end of RAM_reg_3456_3519_7_7 : label is 3519;
  attribute ram_offset of RAM_reg_3456_3519_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3456_3519_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3456_3519_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3520_3583_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3520_3583_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of RAM_reg_3520_3583_0_2 : label is 3583;
  attribute ram_offset of RAM_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3520_3583_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3520_3583_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of RAM_reg_3520_3583_3_5 : label is 3583;
  attribute ram_offset of RAM_reg_3520_3583_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3520_3583_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3520_3583_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3520_3583_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3520_3583_6_6 : label is 3520;
  attribute ram_addr_end of RAM_reg_3520_3583_6_6 : label is 3583;
  attribute ram_offset of RAM_reg_3520_3583_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3520_3583_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3520_3583_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3520_3583_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3520_3583_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3520_3583_7_7 : label is 3520;
  attribute ram_addr_end of RAM_reg_3520_3583_7_7 : label is 3583;
  attribute ram_offset of RAM_reg_3520_3583_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3520_3583_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3520_3583_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3584_3647_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3584_3647_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of RAM_reg_3584_3647_0_2 : label is 3647;
  attribute ram_offset of RAM_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3584_3647_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3584_3647_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of RAM_reg_3584_3647_3_5 : label is 3647;
  attribute ram_offset of RAM_reg_3584_3647_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3584_3647_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3584_3647_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3584_3647_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3584_3647_6_6 : label is 3584;
  attribute ram_addr_end of RAM_reg_3584_3647_6_6 : label is 3647;
  attribute ram_offset of RAM_reg_3584_3647_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3584_3647_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3584_3647_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3584_3647_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3584_3647_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3584_3647_7_7 : label is 3584;
  attribute ram_addr_end of RAM_reg_3584_3647_7_7 : label is 3647;
  attribute ram_offset of RAM_reg_3584_3647_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3584_3647_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3584_3647_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3648_3711_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3648_3711_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of RAM_reg_3648_3711_0_2 : label is 3711;
  attribute ram_offset of RAM_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3648_3711_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3648_3711_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of RAM_reg_3648_3711_3_5 : label is 3711;
  attribute ram_offset of RAM_reg_3648_3711_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3648_3711_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3648_3711_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3648_3711_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3648_3711_6_6 : label is 3648;
  attribute ram_addr_end of RAM_reg_3648_3711_6_6 : label is 3711;
  attribute ram_offset of RAM_reg_3648_3711_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3648_3711_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3648_3711_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3648_3711_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3648_3711_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3648_3711_7_7 : label is 3648;
  attribute ram_addr_end of RAM_reg_3648_3711_7_7 : label is 3711;
  attribute ram_offset of RAM_reg_3648_3711_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3648_3711_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3648_3711_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3712_3775_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3712_3775_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of RAM_reg_3712_3775_0_2 : label is 3775;
  attribute ram_offset of RAM_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3712_3775_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3712_3775_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of RAM_reg_3712_3775_3_5 : label is 3775;
  attribute ram_offset of RAM_reg_3712_3775_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3712_3775_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3712_3775_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3712_3775_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3712_3775_6_6 : label is 3712;
  attribute ram_addr_end of RAM_reg_3712_3775_6_6 : label is 3775;
  attribute ram_offset of RAM_reg_3712_3775_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3712_3775_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3712_3775_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3712_3775_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3712_3775_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3712_3775_7_7 : label is 3712;
  attribute ram_addr_end of RAM_reg_3712_3775_7_7 : label is 3775;
  attribute ram_offset of RAM_reg_3712_3775_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3712_3775_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3712_3775_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3776_3839_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3776_3839_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of RAM_reg_3776_3839_0_2 : label is 3839;
  attribute ram_offset of RAM_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3776_3839_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3776_3839_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of RAM_reg_3776_3839_3_5 : label is 3839;
  attribute ram_offset of RAM_reg_3776_3839_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3776_3839_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3776_3839_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3776_3839_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3776_3839_6_6 : label is 3776;
  attribute ram_addr_end of RAM_reg_3776_3839_6_6 : label is 3839;
  attribute ram_offset of RAM_reg_3776_3839_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3776_3839_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3776_3839_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3776_3839_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3776_3839_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3776_3839_7_7 : label is 3776;
  attribute ram_addr_end of RAM_reg_3776_3839_7_7 : label is 3839;
  attribute ram_offset of RAM_reg_3776_3839_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3776_3839_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3776_3839_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3840_3903_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3840_3903_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of RAM_reg_3840_3903_0_2 : label is 3903;
  attribute ram_offset of RAM_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3840_3903_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3840_3903_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of RAM_reg_3840_3903_3_5 : label is 3903;
  attribute ram_offset of RAM_reg_3840_3903_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3840_3903_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3840_3903_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3840_3903_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3840_3903_6_6 : label is 3840;
  attribute ram_addr_end of RAM_reg_3840_3903_6_6 : label is 3903;
  attribute ram_offset of RAM_reg_3840_3903_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3840_3903_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3840_3903_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3840_3903_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3840_3903_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3840_3903_7_7 : label is 3840;
  attribute ram_addr_end of RAM_reg_3840_3903_7_7 : label is 3903;
  attribute ram_offset of RAM_reg_3840_3903_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3840_3903_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3840_3903_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_384_447_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_384_447_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of RAM_reg_384_447_0_2 : label is 447;
  attribute ram_offset of RAM_reg_384_447_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_384_447_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_384_447_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of RAM_reg_384_447_3_5 : label is 447;
  attribute ram_offset of RAM_reg_384_447_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_384_447_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_384_447_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_384_447_6_6 : label is 384;
  attribute ram_addr_end of RAM_reg_384_447_6_6 : label is 447;
  attribute ram_offset of RAM_reg_384_447_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_384_447_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_384_447_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_384_447_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_384_447_7_7 : label is 384;
  attribute ram_addr_end of RAM_reg_384_447_7_7 : label is 447;
  attribute ram_offset of RAM_reg_384_447_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_384_447_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3904_3967_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3904_3967_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of RAM_reg_3904_3967_0_2 : label is 3967;
  attribute ram_offset of RAM_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3904_3967_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3904_3967_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of RAM_reg_3904_3967_3_5 : label is 3967;
  attribute ram_offset of RAM_reg_3904_3967_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3904_3967_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3904_3967_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3904_3967_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3904_3967_6_6 : label is 3904;
  attribute ram_addr_end of RAM_reg_3904_3967_6_6 : label is 3967;
  attribute ram_offset of RAM_reg_3904_3967_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3904_3967_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3904_3967_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3904_3967_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3904_3967_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3904_3967_7_7 : label is 3904;
  attribute ram_addr_end of RAM_reg_3904_3967_7_7 : label is 3967;
  attribute ram_offset of RAM_reg_3904_3967_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3904_3967_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3904_3967_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3968_4031_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3968_4031_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of RAM_reg_3968_4031_0_2 : label is 4031;
  attribute ram_offset of RAM_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_3968_4031_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3968_4031_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of RAM_reg_3968_4031_3_5 : label is 4031;
  attribute ram_offset of RAM_reg_3968_4031_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_3968_4031_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_3968_4031_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3968_4031_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3968_4031_6_6 : label is 3968;
  attribute ram_addr_end of RAM_reg_3968_4031_6_6 : label is 4031;
  attribute ram_offset of RAM_reg_3968_4031_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_3968_4031_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_3968_4031_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_3968_4031_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_3968_4031_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_3968_4031_7_7 : label is 3968;
  attribute ram_addr_end of RAM_reg_3968_4031_7_7 : label is 4031;
  attribute ram_offset of RAM_reg_3968_4031_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_3968_4031_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_3968_4031_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_4032_4095_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_4032_4095_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of RAM_reg_4032_4095_0_2 : label is 4095;
  attribute ram_offset of RAM_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_4032_4095_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_4032_4095_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of RAM_reg_4032_4095_3_5 : label is 4095;
  attribute ram_offset of RAM_reg_4032_4095_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_4032_4095_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_4032_4095_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_4032_4095_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_4032_4095_6_6 : label is 4032;
  attribute ram_addr_end of RAM_reg_4032_4095_6_6 : label is 4095;
  attribute ram_offset of RAM_reg_4032_4095_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_4032_4095_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_4032_4095_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_4032_4095_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_4032_4095_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_4032_4095_7_7 : label is 4032;
  attribute ram_addr_end of RAM_reg_4032_4095_7_7 : label is 4095;
  attribute ram_offset of RAM_reg_4032_4095_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_4032_4095_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_4032_4095_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_448_511_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_448_511_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of RAM_reg_448_511_0_2 : label is 511;
  attribute ram_offset of RAM_reg_448_511_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_448_511_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_448_511_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of RAM_reg_448_511_3_5 : label is 511;
  attribute ram_offset of RAM_reg_448_511_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_448_511_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_448_511_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_448_511_6_6 : label is 448;
  attribute ram_addr_end of RAM_reg_448_511_6_6 : label is 511;
  attribute ram_offset of RAM_reg_448_511_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_448_511_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_448_511_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_448_511_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_448_511_7_7 : label is 448;
  attribute ram_addr_end of RAM_reg_448_511_7_7 : label is 511;
  attribute ram_offset of RAM_reg_448_511_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_448_511_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_512_575_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_512_575_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of RAM_reg_512_575_0_2 : label is 575;
  attribute ram_offset of RAM_reg_512_575_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_512_575_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_512_575_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of RAM_reg_512_575_3_5 : label is 575;
  attribute ram_offset of RAM_reg_512_575_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_512_575_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_512_575_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_512_575_6_6 : label is 512;
  attribute ram_addr_end of RAM_reg_512_575_6_6 : label is 575;
  attribute ram_offset of RAM_reg_512_575_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_512_575_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_512_575_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_512_575_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_512_575_7_7 : label is 512;
  attribute ram_addr_end of RAM_reg_512_575_7_7 : label is 575;
  attribute ram_offset of RAM_reg_512_575_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_512_575_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_576_639_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_576_639_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of RAM_reg_576_639_0_2 : label is 639;
  attribute ram_offset of RAM_reg_576_639_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_576_639_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_576_639_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of RAM_reg_576_639_3_5 : label is 639;
  attribute ram_offset of RAM_reg_576_639_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_576_639_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_576_639_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_576_639_6_6 : label is 576;
  attribute ram_addr_end of RAM_reg_576_639_6_6 : label is 639;
  attribute ram_offset of RAM_reg_576_639_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_576_639_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_576_639_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_576_639_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_576_639_7_7 : label is 576;
  attribute ram_addr_end of RAM_reg_576_639_7_7 : label is 639;
  attribute ram_offset of RAM_reg_576_639_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_576_639_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_640_703_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_640_703_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of RAM_reg_640_703_0_2 : label is 703;
  attribute ram_offset of RAM_reg_640_703_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_640_703_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_640_703_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of RAM_reg_640_703_3_5 : label is 703;
  attribute ram_offset of RAM_reg_640_703_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_640_703_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_640_703_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_640_703_6_6 : label is 640;
  attribute ram_addr_end of RAM_reg_640_703_6_6 : label is 703;
  attribute ram_offset of RAM_reg_640_703_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_640_703_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_640_703_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_640_703_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_640_703_7_7 : label is 640;
  attribute ram_addr_end of RAM_reg_640_703_7_7 : label is 703;
  attribute ram_offset of RAM_reg_640_703_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_640_703_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_64_127_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_0_2 : label is 127;
  attribute ram_offset of RAM_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_64_127_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_3_5 : label is 127;
  attribute ram_offset of RAM_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_64_127_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_64_127_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_6_6 : label is 127;
  attribute ram_offset of RAM_reg_64_127_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_64_127_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_64_127_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_7_7 : label is 127;
  attribute ram_offset of RAM_reg_64_127_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_704_767_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_704_767_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of RAM_reg_704_767_0_2 : label is 767;
  attribute ram_offset of RAM_reg_704_767_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_704_767_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_704_767_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of RAM_reg_704_767_3_5 : label is 767;
  attribute ram_offset of RAM_reg_704_767_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_704_767_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_704_767_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_704_767_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_704_767_6_6 : label is 704;
  attribute ram_addr_end of RAM_reg_704_767_6_6 : label is 767;
  attribute ram_offset of RAM_reg_704_767_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_704_767_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_704_767_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_704_767_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_704_767_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_704_767_7_7 : label is 704;
  attribute ram_addr_end of RAM_reg_704_767_7_7 : label is 767;
  attribute ram_offset of RAM_reg_704_767_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_704_767_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_704_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_768_831_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_768_831_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of RAM_reg_768_831_0_2 : label is 831;
  attribute ram_offset of RAM_reg_768_831_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_768_831_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_768_831_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of RAM_reg_768_831_3_5 : label is 831;
  attribute ram_offset of RAM_reg_768_831_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_768_831_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_768_831_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_768_831_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_768_831_6_6 : label is 768;
  attribute ram_addr_end of RAM_reg_768_831_6_6 : label is 831;
  attribute ram_offset of RAM_reg_768_831_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_768_831_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_768_831_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_768_831_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_768_831_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_768_831_7_7 : label is 768;
  attribute ram_addr_end of RAM_reg_768_831_7_7 : label is 831;
  attribute ram_offset of RAM_reg_768_831_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_768_831_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_768_831_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_832_895_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_832_895_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of RAM_reg_832_895_0_2 : label is 895;
  attribute ram_offset of RAM_reg_832_895_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_832_895_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_832_895_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of RAM_reg_832_895_3_5 : label is 895;
  attribute ram_offset of RAM_reg_832_895_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_832_895_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_832_895_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_832_895_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_832_895_6_6 : label is 832;
  attribute ram_addr_end of RAM_reg_832_895_6_6 : label is 895;
  attribute ram_offset of RAM_reg_832_895_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_832_895_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_832_895_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_832_895_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_832_895_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_832_895_7_7 : label is 832;
  attribute ram_addr_end of RAM_reg_832_895_7_7 : label is 895;
  attribute ram_offset of RAM_reg_832_895_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_832_895_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_832_895_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_896_959_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_896_959_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of RAM_reg_896_959_0_2 : label is 959;
  attribute ram_offset of RAM_reg_896_959_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_896_959_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_896_959_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of RAM_reg_896_959_3_5 : label is 959;
  attribute ram_offset of RAM_reg_896_959_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_896_959_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_896_959_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_896_959_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_896_959_6_6 : label is 896;
  attribute ram_addr_end of RAM_reg_896_959_6_6 : label is 959;
  attribute ram_offset of RAM_reg_896_959_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_896_959_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_896_959_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_896_959_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_896_959_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_896_959_7_7 : label is 896;
  attribute ram_addr_end of RAM_reg_896_959_7_7 : label is 959;
  attribute ram_offset of RAM_reg_896_959_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_896_959_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_896_959_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_960_1023_0_2 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_960_1023_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of RAM_reg_960_1023_0_2 : label is 1023;
  attribute ram_offset of RAM_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_3_5 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_960_1023_3_5 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_960_1023_3_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of RAM_reg_960_1023_3_5 : label is 1023;
  attribute ram_offset of RAM_reg_960_1023_3_5 : label is 0;
  attribute ram_slice_begin of RAM_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of RAM_reg_960_1023_3_5 : label is 5;
  attribute RTL_RAM_BITS of RAM_reg_960_1023_6_6 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_960_1023_6_6 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_960_1023_6_6 : label is 960;
  attribute ram_addr_end of RAM_reg_960_1023_6_6 : label is 1023;
  attribute ram_offset of RAM_reg_960_1023_6_6 : label is 0;
  attribute ram_slice_begin of RAM_reg_960_1023_6_6 : label is 6;
  attribute ram_slice_end of RAM_reg_960_1023_6_6 : label is 6;
  attribute RTL_RAM_BITS of RAM_reg_960_1023_7_7 : label is 32768;
  attribute RTL_RAM_NAME of RAM_reg_960_1023_7_7 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_960_1023_7_7 : label is 960;
  attribute ram_addr_end of RAM_reg_960_1023_7_7 : label is 1023;
  attribute ram_offset of RAM_reg_960_1023_7_7 : label is 0;
  attribute ram_slice_begin of RAM_reg_960_1023_7_7 : label is 7;
  attribute ram_slice_end of RAM_reg_960_1023_7_7 : label is 7;
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_0\
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_0\
    );
RAM_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_0_63_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_0\
    );
RAM_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_0_63_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_0\
    );
RAM_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1024_1087_0_2_n_0,
      DOB => RAM_reg_1024_1087_0_2_n_1,
      DOC => RAM_reg_1024_1087_0_2_n_2,
      DOD => NLW_RAM_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_0\
    );
RAM_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1024_1087_3_5_n_0,
      DOB => RAM_reg_1024_1087_3_5_n_1,
      DOC => RAM_reg_1024_1087_3_5_n_2,
      DOD => NLW_RAM_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_0\
    );
RAM_reg_1024_1087_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1024_1087_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1024_1087_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_0\
    );
RAM_reg_1024_1087_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1024_1087_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1024_1087_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_0\
    );
RAM_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1088_1151_0_2_n_0,
      DOB => RAM_reg_1088_1151_0_2_n_1,
      DOC => RAM_reg_1088_1151_0_2_n_2,
      DOD => NLW_RAM_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_1\
    );
RAM_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1088_1151_3_5_n_0,
      DOB => RAM_reg_1088_1151_3_5_n_1,
      DOC => RAM_reg_1088_1151_3_5_n_2,
      DOD => NLW_RAM_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_1\
    );
RAM_reg_1088_1151_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1088_1151_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1088_1151_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_1\
    );
RAM_reg_1088_1151_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1088_1151_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1088_1151_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_1\
    );
RAM_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1152_1215_0_2_n_0,
      DOB => RAM_reg_1152_1215_0_2_n_1,
      DOC => RAM_reg_1152_1215_0_2_n_2,
      DOD => NLW_RAM_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_2\
    );
RAM_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1152_1215_3_5_n_0,
      DOB => RAM_reg_1152_1215_3_5_n_1,
      DOC => RAM_reg_1152_1215_3_5_n_2,
      DOD => NLW_RAM_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_2\
    );
RAM_reg_1152_1215_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1152_1215_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1152_1215_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_2\
    );
RAM_reg_1152_1215_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1152_1215_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1152_1215_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_2\
    );
RAM_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1216_1279_0_2_n_0,
      DOB => RAM_reg_1216_1279_0_2_n_1,
      DOC => RAM_reg_1216_1279_0_2_n_2,
      DOD => NLW_RAM_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_3\
    );
RAM_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1216_1279_3_5_n_0,
      DOB => RAM_reg_1216_1279_3_5_n_1,
      DOC => RAM_reg_1216_1279_3_5_n_2,
      DOD => NLW_RAM_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_3\
    );
RAM_reg_1216_1279_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1216_1279_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1216_1279_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_3\
    );
RAM_reg_1216_1279_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1216_1279_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1216_1279_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_22_3\
    );
RAM_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1280_1343_0_2_n_0,
      DOB => RAM_reg_1280_1343_0_2_n_1,
      DOC => RAM_reg_1280_1343_0_2_n_2,
      DOD => NLW_RAM_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_0\
    );
RAM_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1280_1343_3_5_n_0,
      DOB => RAM_reg_1280_1343_3_5_n_1,
      DOC => RAM_reg_1280_1343_3_5_n_2,
      DOD => NLW_RAM_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_0\
    );
RAM_reg_1280_1343_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1280_1343_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1280_1343_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_0\
    );
RAM_reg_1280_1343_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1280_1343_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1280_1343_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_0\
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_2\
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_128_191_3_5_n_0,
      DOB => RAM_reg_128_191_3_5_n_1,
      DOC => RAM_reg_128_191_3_5_n_2,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_2\
    );
RAM_reg_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_128_191_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_128_191_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_2\
    );
RAM_reg_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_128_191_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_128_191_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_2\
    );
RAM_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1344_1407_0_2_n_0,
      DOB => RAM_reg_1344_1407_0_2_n_1,
      DOC => RAM_reg_1344_1407_0_2_n_2,
      DOD => NLW_RAM_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_1\
    );
RAM_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1344_1407_3_5_n_0,
      DOB => RAM_reg_1344_1407_3_5_n_1,
      DOC => RAM_reg_1344_1407_3_5_n_2,
      DOD => NLW_RAM_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_1\
    );
RAM_reg_1344_1407_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1344_1407_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1344_1407_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_1\
    );
RAM_reg_1344_1407_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1344_1407_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1344_1407_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_1\
    );
RAM_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1408_1471_0_2_n_0,
      DOB => RAM_reg_1408_1471_0_2_n_1,
      DOC => RAM_reg_1408_1471_0_2_n_2,
      DOD => NLW_RAM_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_2\
    );
RAM_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1408_1471_3_5_n_0,
      DOB => RAM_reg_1408_1471_3_5_n_1,
      DOC => RAM_reg_1408_1471_3_5_n_2,
      DOD => NLW_RAM_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_2\
    );
RAM_reg_1408_1471_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1408_1471_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1408_1471_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_2\
    );
RAM_reg_1408_1471_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1408_1471_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1408_1471_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_2\
    );
RAM_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1472_1535_0_2_n_0,
      DOB => RAM_reg_1472_1535_0_2_n_1,
      DOC => RAM_reg_1472_1535_0_2_n_2,
      DOD => NLW_RAM_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_3\
    );
RAM_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1472_1535_3_5_n_0,
      DOB => RAM_reg_1472_1535_3_5_n_1,
      DOC => RAM_reg_1472_1535_3_5_n_2,
      DOD => NLW_RAM_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_3\
    );
RAM_reg_1472_1535_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1472_1535_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1472_1535_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_3\
    );
RAM_reg_1472_1535_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1472_1535_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1472_1535_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_23_3\
    );
RAM_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1536_1599_0_2_n_0,
      DOB => RAM_reg_1536_1599_0_2_n_1,
      DOC => RAM_reg_1536_1599_0_2_n_2,
      DOD => NLW_RAM_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_0\
    );
RAM_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1536_1599_3_5_n_0,
      DOB => RAM_reg_1536_1599_3_5_n_1,
      DOC => RAM_reg_1536_1599_3_5_n_2,
      DOD => NLW_RAM_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_0\
    );
RAM_reg_1536_1599_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1536_1599_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1536_1599_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_0\
    );
RAM_reg_1536_1599_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1536_1599_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1536_1599_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_0\
    );
RAM_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1600_1663_0_2_n_0,
      DOB => RAM_reg_1600_1663_0_2_n_1,
      DOC => RAM_reg_1600_1663_0_2_n_2,
      DOD => NLW_RAM_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_1\
    );
RAM_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1600_1663_3_5_n_0,
      DOB => RAM_reg_1600_1663_3_5_n_1,
      DOC => RAM_reg_1600_1663_3_5_n_2,
      DOD => NLW_RAM_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_1\
    );
RAM_reg_1600_1663_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1600_1663_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1600_1663_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_1\
    );
RAM_reg_1600_1663_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1600_1663_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1600_1663_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_1\
    );
RAM_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1664_1727_0_2_n_0,
      DOB => RAM_reg_1664_1727_0_2_n_1,
      DOC => RAM_reg_1664_1727_0_2_n_2,
      DOD => NLW_RAM_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_2\
    );
RAM_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1664_1727_3_5_n_0,
      DOB => RAM_reg_1664_1727_3_5_n_1,
      DOC => RAM_reg_1664_1727_3_5_n_2,
      DOD => NLW_RAM_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_2\
    );
RAM_reg_1664_1727_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1664_1727_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1664_1727_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_2\
    );
RAM_reg_1664_1727_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1664_1727_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1664_1727_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_2\
    );
RAM_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1728_1791_0_2_n_0,
      DOB => RAM_reg_1728_1791_0_2_n_1,
      DOC => RAM_reg_1728_1791_0_2_n_2,
      DOD => NLW_RAM_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_3\
    );
RAM_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1728_1791_3_5_n_0,
      DOB => RAM_reg_1728_1791_3_5_n_1,
      DOC => RAM_reg_1728_1791_3_5_n_2,
      DOD => NLW_RAM_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_3\
    );
RAM_reg_1728_1791_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1728_1791_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1728_1791_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_3\
    );
RAM_reg_1728_1791_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1728_1791_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1728_1791_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_24_3\
    );
RAM_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1792_1855_0_2_n_0,
      DOB => RAM_reg_1792_1855_0_2_n_1,
      DOC => RAM_reg_1792_1855_0_2_n_2,
      DOD => NLW_RAM_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_1\
    );
RAM_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1792_1855_3_5_n_0,
      DOB => RAM_reg_1792_1855_3_5_n_1,
      DOC => RAM_reg_1792_1855_3_5_n_2,
      DOD => NLW_RAM_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_1\
    );
RAM_reg_1792_1855_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1792_1855_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1792_1855_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_1\
    );
RAM_reg_1792_1855_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1792_1855_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1792_1855_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_1\
    );
RAM_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1856_1919_0_2_n_0,
      DOB => RAM_reg_1856_1919_0_2_n_1,
      DOC => RAM_reg_1856_1919_0_2_n_2,
      DOD => NLW_RAM_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_2\
    );
RAM_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1856_1919_3_5_n_0,
      DOB => RAM_reg_1856_1919_3_5_n_1,
      DOC => RAM_reg_1856_1919_3_5_n_2,
      DOD => NLW_RAM_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_2\
    );
RAM_reg_1856_1919_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1856_1919_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1856_1919_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_2\
    );
RAM_reg_1856_1919_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1856_1919_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1856_1919_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_2\
    );
RAM_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1920_1983_0_2_n_0,
      DOB => RAM_reg_1920_1983_0_2_n_1,
      DOC => RAM_reg_1920_1983_0_2_n_2,
      DOD => NLW_RAM_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_3\
    );
RAM_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1920_1983_3_5_n_0,
      DOB => RAM_reg_1920_1983_3_5_n_1,
      DOC => RAM_reg_1920_1983_3_5_n_2,
      DOD => NLW_RAM_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_3\
    );
RAM_reg_1920_1983_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1920_1983_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1920_1983_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_3\
    );
RAM_reg_1920_1983_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1920_1983_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1920_1983_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_3\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_3\
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_192_255_3_5_n_0,
      DOB => RAM_reg_192_255_3_5_n_1,
      DOC => RAM_reg_192_255_3_5_n_2,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_3\
    );
RAM_reg_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_192_255_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_192_255_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_3\
    );
RAM_reg_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_192_255_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_192_255_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_3\
    );
RAM_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_1984_2047_0_2_n_0,
      DOB => RAM_reg_1984_2047_0_2_n_1,
      DOC => RAM_reg_1984_2047_0_2_n_2,
      DOD => NLW_RAM_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_4\
    );
RAM_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_1984_2047_3_5_n_0,
      DOB => RAM_reg_1984_2047_3_5_n_1,
      DOC => RAM_reg_1984_2047_3_5_n_2,
      DOD => NLW_RAM_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_4\
    );
RAM_reg_1984_2047_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_1984_2047_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_1984_2047_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_4\
    );
RAM_reg_1984_2047_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_1984_2047_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_1984_2047_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_25_4\
    );
RAM_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2048_2111_0_2_n_0,
      DOB => RAM_reg_2048_2111_0_2_n_1,
      DOC => RAM_reg_2048_2111_0_2_n_2,
      DOD => NLW_RAM_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_0\
    );
RAM_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2048_2111_3_5_n_0,
      DOB => RAM_reg_2048_2111_3_5_n_1,
      DOC => RAM_reg_2048_2111_3_5_n_2,
      DOD => NLW_RAM_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_0\
    );
RAM_reg_2048_2111_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2048_2111_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2048_2111_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_0\
    );
RAM_reg_2048_2111_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2048_2111_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2048_2111_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_0\
    );
RAM_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2112_2175_0_2_n_0,
      DOB => RAM_reg_2112_2175_0_2_n_1,
      DOC => RAM_reg_2112_2175_0_2_n_2,
      DOD => NLW_RAM_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_1\
    );
RAM_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2112_2175_3_5_n_0,
      DOB => RAM_reg_2112_2175_3_5_n_1,
      DOC => RAM_reg_2112_2175_3_5_n_2,
      DOD => NLW_RAM_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_1\
    );
RAM_reg_2112_2175_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2112_2175_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2112_2175_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_1\
    );
RAM_reg_2112_2175_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2112_2175_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2112_2175_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_1\
    );
RAM_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2176_2239_0_2_n_0,
      DOB => RAM_reg_2176_2239_0_2_n_1,
      DOC => RAM_reg_2176_2239_0_2_n_2,
      DOD => NLW_RAM_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_2\
    );
RAM_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2176_2239_3_5_n_0,
      DOB => RAM_reg_2176_2239_3_5_n_1,
      DOC => RAM_reg_2176_2239_3_5_n_2,
      DOD => NLW_RAM_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_2\
    );
RAM_reg_2176_2239_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2176_2239_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2176_2239_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_2\
    );
RAM_reg_2176_2239_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2176_2239_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2176_2239_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_2\
    );
RAM_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2240_2303_0_2_n_0,
      DOB => RAM_reg_2240_2303_0_2_n_1,
      DOC => RAM_reg_2240_2303_0_2_n_2,
      DOD => NLW_RAM_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_3\
    );
RAM_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2240_2303_3_5_n_0,
      DOB => RAM_reg_2240_2303_3_5_n_1,
      DOC => RAM_reg_2240_2303_3_5_n_2,
      DOD => NLW_RAM_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_3\
    );
RAM_reg_2240_2303_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2240_2303_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2240_2303_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_3\
    );
RAM_reg_2240_2303_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2240_2303_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2240_2303_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_18_3\
    );
RAM_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2304_2367_0_2_n_0,
      DOB => RAM_reg_2304_2367_0_2_n_1,
      DOC => RAM_reg_2304_2367_0_2_n_2,
      DOD => NLW_RAM_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_0\
    );
RAM_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2304_2367_3_5_n_0,
      DOB => RAM_reg_2304_2367_3_5_n_1,
      DOC => RAM_reg_2304_2367_3_5_n_2,
      DOD => NLW_RAM_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_0\
    );
RAM_reg_2304_2367_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2304_2367_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2304_2367_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_0\
    );
RAM_reg_2304_2367_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2304_2367_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2304_2367_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_0\
    );
RAM_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2368_2431_0_2_n_0,
      DOB => RAM_reg_2368_2431_0_2_n_1,
      DOC => RAM_reg_2368_2431_0_2_n_2,
      DOD => NLW_RAM_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_1\
    );
RAM_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2368_2431_3_5_n_0,
      DOB => RAM_reg_2368_2431_3_5_n_1,
      DOC => RAM_reg_2368_2431_3_5_n_2,
      DOD => NLW_RAM_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_1\
    );
RAM_reg_2368_2431_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2368_2431_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2368_2431_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_1\
    );
RAM_reg_2368_2431_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2368_2431_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2368_2431_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_1\
    );
RAM_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2432_2495_0_2_n_0,
      DOB => RAM_reg_2432_2495_0_2_n_1,
      DOC => RAM_reg_2432_2495_0_2_n_2,
      DOD => NLW_RAM_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_2\
    );
RAM_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2432_2495_3_5_n_0,
      DOB => RAM_reg_2432_2495_3_5_n_1,
      DOC => RAM_reg_2432_2495_3_5_n_2,
      DOD => NLW_RAM_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_2\
    );
RAM_reg_2432_2495_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2432_2495_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2432_2495_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_2\
    );
RAM_reg_2432_2495_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2432_2495_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2432_2495_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_2\
    );
RAM_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2496_2559_0_2_n_0,
      DOB => RAM_reg_2496_2559_0_2_n_1,
      DOC => RAM_reg_2496_2559_0_2_n_2,
      DOD => NLW_RAM_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_3\
    );
RAM_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2496_2559_3_5_n_0,
      DOB => RAM_reg_2496_2559_3_5_n_1,
      DOC => RAM_reg_2496_2559_3_5_n_2,
      DOD => NLW_RAM_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_3\
    );
RAM_reg_2496_2559_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2496_2559_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2496_2559_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_3\
    );
RAM_reg_2496_2559_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2496_2559_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2496_2559_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_19_3\
    );
RAM_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2560_2623_0_2_n_0,
      DOB => RAM_reg_2560_2623_0_2_n_1,
      DOC => RAM_reg_2560_2623_0_2_n_2,
      DOD => NLW_RAM_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_0\
    );
RAM_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2560_2623_3_5_n_0,
      DOB => RAM_reg_2560_2623_3_5_n_1,
      DOC => RAM_reg_2560_2623_3_5_n_2,
      DOD => NLW_RAM_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_0\
    );
RAM_reg_2560_2623_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2560_2623_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2560_2623_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_0\
    );
RAM_reg_2560_2623_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2560_2623_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2560_2623_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_0\
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_0\
    );
RAM_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_256_319_3_5_n_0,
      DOB => RAM_reg_256_319_3_5_n_1,
      DOC => RAM_reg_256_319_3_5_n_2,
      DOD => NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_0\
    );
RAM_reg_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_256_319_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_256_319_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_0\
    );
RAM_reg_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_256_319_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_256_319_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_0\
    );
RAM_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2624_2687_0_2_n_0,
      DOB => RAM_reg_2624_2687_0_2_n_1,
      DOC => RAM_reg_2624_2687_0_2_n_2,
      DOD => NLW_RAM_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_1\
    );
RAM_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2624_2687_3_5_n_0,
      DOB => RAM_reg_2624_2687_3_5_n_1,
      DOC => RAM_reg_2624_2687_3_5_n_2,
      DOD => NLW_RAM_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_1\
    );
RAM_reg_2624_2687_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2624_2687_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2624_2687_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_1\
    );
RAM_reg_2624_2687_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2624_2687_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2624_2687_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_1\
    );
RAM_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2688_2751_0_2_n_0,
      DOB => RAM_reg_2688_2751_0_2_n_1,
      DOC => RAM_reg_2688_2751_0_2_n_2,
      DOD => NLW_RAM_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_2\
    );
RAM_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2688_2751_3_5_n_0,
      DOB => RAM_reg_2688_2751_3_5_n_1,
      DOC => RAM_reg_2688_2751_3_5_n_2,
      DOD => NLW_RAM_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_2\
    );
RAM_reg_2688_2751_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2688_2751_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2688_2751_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_2\
    );
RAM_reg_2688_2751_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2688_2751_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2688_2751_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_2\
    );
RAM_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2752_2815_0_2_n_0,
      DOB => RAM_reg_2752_2815_0_2_n_1,
      DOC => RAM_reg_2752_2815_0_2_n_2,
      DOD => NLW_RAM_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_3\
    );
RAM_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2752_2815_3_5_n_0,
      DOB => RAM_reg_2752_2815_3_5_n_1,
      DOC => RAM_reg_2752_2815_3_5_n_2,
      DOD => NLW_RAM_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_3\
    );
RAM_reg_2752_2815_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2752_2815_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2752_2815_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_3\
    );
RAM_reg_2752_2815_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2752_2815_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2752_2815_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_20_3\
    );
RAM_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2816_2879_0_2_n_0,
      DOB => RAM_reg_2816_2879_0_2_n_1,
      DOC => RAM_reg_2816_2879_0_2_n_2,
      DOD => NLW_RAM_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_0\
    );
RAM_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2816_2879_3_5_n_0,
      DOB => RAM_reg_2816_2879_3_5_n_1,
      DOC => RAM_reg_2816_2879_3_5_n_2,
      DOD => NLW_RAM_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_0\
    );
RAM_reg_2816_2879_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2816_2879_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2816_2879_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_0\
    );
RAM_reg_2816_2879_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2816_2879_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2816_2879_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_0\
    );
RAM_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2880_2943_0_2_n_0,
      DOB => RAM_reg_2880_2943_0_2_n_1,
      DOC => RAM_reg_2880_2943_0_2_n_2,
      DOD => NLW_RAM_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_1\
    );
RAM_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2880_2943_3_5_n_0,
      DOB => RAM_reg_2880_2943_3_5_n_1,
      DOC => RAM_reg_2880_2943_3_5_n_2,
      DOD => NLW_RAM_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_1\
    );
RAM_reg_2880_2943_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2880_2943_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2880_2943_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_1\
    );
RAM_reg_2880_2943_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2880_2943_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2880_2943_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_1\
    );
RAM_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_2944_3007_0_2_n_0,
      DOB => RAM_reg_2944_3007_0_2_n_1,
      DOC => RAM_reg_2944_3007_0_2_n_2,
      DOD => NLW_RAM_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_2\
    );
RAM_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_2944_3007_3_5_n_0,
      DOB => RAM_reg_2944_3007_3_5_n_1,
      DOC => RAM_reg_2944_3007_3_5_n_2,
      DOD => NLW_RAM_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_2\
    );
RAM_reg_2944_3007_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_2944_3007_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_2944_3007_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_2\
    );
RAM_reg_2944_3007_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_2944_3007_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_2944_3007_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_2\
    );
RAM_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3008_3071_0_2_n_0,
      DOB => RAM_reg_3008_3071_0_2_n_1,
      DOC => RAM_reg_3008_3071_0_2_n_2,
      DOD => NLW_RAM_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_3\
    );
RAM_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3008_3071_3_5_n_0,
      DOB => RAM_reg_3008_3071_3_5_n_1,
      DOC => RAM_reg_3008_3071_3_5_n_2,
      DOD => NLW_RAM_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_3\
    );
RAM_reg_3008_3071_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3008_3071_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3008_3071_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_3\
    );
RAM_reg_3008_3071_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3008_3071_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3008_3071_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_21_3\
    );
RAM_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3072_3135_0_2_n_0,
      DOB => RAM_reg_3072_3135_0_2_n_1,
      DOC => RAM_reg_3072_3135_0_2_n_2,
      DOD => NLW_RAM_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_0\
    );
RAM_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3072_3135_3_5_n_0,
      DOB => RAM_reg_3072_3135_3_5_n_1,
      DOC => RAM_reg_3072_3135_3_5_n_2,
      DOD => NLW_RAM_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_0\
    );
RAM_reg_3072_3135_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3072_3135_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3072_3135_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_0\
    );
RAM_reg_3072_3135_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3072_3135_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3072_3135_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_0\
    );
RAM_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3136_3199_0_2_n_0,
      DOB => RAM_reg_3136_3199_0_2_n_1,
      DOC => RAM_reg_3136_3199_0_2_n_2,
      DOD => NLW_RAM_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_1\
    );
RAM_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3136_3199_3_5_n_0,
      DOB => RAM_reg_3136_3199_3_5_n_1,
      DOC => RAM_reg_3136_3199_3_5_n_2,
      DOD => NLW_RAM_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_1\
    );
RAM_reg_3136_3199_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3136_3199_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3136_3199_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_1\
    );
RAM_reg_3136_3199_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3136_3199_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3136_3199_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_1\
    );
RAM_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3200_3263_0_2_n_0,
      DOB => RAM_reg_3200_3263_0_2_n_1,
      DOC => RAM_reg_3200_3263_0_2_n_2,
      DOD => NLW_RAM_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_2\
    );
RAM_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3200_3263_3_5_n_0,
      DOB => RAM_reg_3200_3263_3_5_n_1,
      DOC => RAM_reg_3200_3263_3_5_n_2,
      DOD => NLW_RAM_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_2\
    );
RAM_reg_3200_3263_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3200_3263_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3200_3263_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_2\
    );
RAM_reg_3200_3263_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3200_3263_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3200_3263_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_2\
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_1\
    );
RAM_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_320_383_3_5_n_0,
      DOB => RAM_reg_320_383_3_5_n_1,
      DOC => RAM_reg_320_383_3_5_n_2,
      DOD => NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_1\
    );
RAM_reg_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_320_383_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_320_383_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_1\
    );
RAM_reg_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_320_383_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_320_383_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_1\
    );
RAM_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3264_3327_0_2_n_0,
      DOB => RAM_reg_3264_3327_0_2_n_1,
      DOC => RAM_reg_3264_3327_0_2_n_2,
      DOD => NLW_RAM_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_3\
    );
RAM_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3264_3327_3_5_n_0,
      DOB => RAM_reg_3264_3327_3_5_n_1,
      DOC => RAM_reg_3264_3327_3_5_n_2,
      DOD => NLW_RAM_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_3\
    );
RAM_reg_3264_3327_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3264_3327_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3264_3327_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_3\
    );
RAM_reg_3264_3327_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3264_3327_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3264_3327_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_14_3\
    );
RAM_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3328_3391_0_2_n_0,
      DOB => RAM_reg_3328_3391_0_2_n_1,
      DOC => RAM_reg_3328_3391_0_2_n_2,
      DOD => NLW_RAM_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_0\
    );
RAM_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3328_3391_3_5_n_0,
      DOB => RAM_reg_3328_3391_3_5_n_1,
      DOC => RAM_reg_3328_3391_3_5_n_2,
      DOD => NLW_RAM_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_0\
    );
RAM_reg_3328_3391_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3328_3391_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3328_3391_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_0\
    );
RAM_reg_3328_3391_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3328_3391_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3328_3391_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_0\
    );
RAM_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3392_3455_0_2_n_0,
      DOB => RAM_reg_3392_3455_0_2_n_1,
      DOC => RAM_reg_3392_3455_0_2_n_2,
      DOD => NLW_RAM_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_1\
    );
RAM_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3392_3455_3_5_n_0,
      DOB => RAM_reg_3392_3455_3_5_n_1,
      DOC => RAM_reg_3392_3455_3_5_n_2,
      DOD => NLW_RAM_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_1\
    );
RAM_reg_3392_3455_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3392_3455_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3392_3455_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_1\
    );
RAM_reg_3392_3455_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3392_3455_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3392_3455_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_1\
    );
RAM_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3456_3519_0_2_n_0,
      DOB => RAM_reg_3456_3519_0_2_n_1,
      DOC => RAM_reg_3456_3519_0_2_n_2,
      DOD => NLW_RAM_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_2\
    );
RAM_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3456_3519_3_5_n_0,
      DOB => RAM_reg_3456_3519_3_5_n_1,
      DOC => RAM_reg_3456_3519_3_5_n_2,
      DOD => NLW_RAM_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_2\
    );
RAM_reg_3456_3519_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3456_3519_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3456_3519_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_2\
    );
RAM_reg_3456_3519_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3456_3519_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3456_3519_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_2\
    );
RAM_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3520_3583_0_2_n_0,
      DOB => RAM_reg_3520_3583_0_2_n_1,
      DOC => RAM_reg_3520_3583_0_2_n_2,
      DOD => NLW_RAM_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_3\
    );
RAM_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3520_3583_3_5_n_0,
      DOB => RAM_reg_3520_3583_3_5_n_1,
      DOC => RAM_reg_3520_3583_3_5_n_2,
      DOD => NLW_RAM_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_3\
    );
RAM_reg_3520_3583_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3520_3583_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3520_3583_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_3\
    );
RAM_reg_3520_3583_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3520_3583_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3520_3583_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_15_3\
    );
RAM_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3584_3647_0_2_n_0,
      DOB => RAM_reg_3584_3647_0_2_n_1,
      DOC => RAM_reg_3584_3647_0_2_n_2,
      DOD => NLW_RAM_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_0\
    );
RAM_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3584_3647_3_5_n_0,
      DOB => RAM_reg_3584_3647_3_5_n_1,
      DOC => RAM_reg_3584_3647_3_5_n_2,
      DOD => NLW_RAM_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_0\
    );
RAM_reg_3584_3647_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3584_3647_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3584_3647_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_0\
    );
RAM_reg_3584_3647_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3584_3647_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3584_3647_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_0\
    );
RAM_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3648_3711_0_2_n_0,
      DOB => RAM_reg_3648_3711_0_2_n_1,
      DOC => RAM_reg_3648_3711_0_2_n_2,
      DOD => NLW_RAM_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_1\
    );
RAM_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3648_3711_3_5_n_0,
      DOB => RAM_reg_3648_3711_3_5_n_1,
      DOC => RAM_reg_3648_3711_3_5_n_2,
      DOD => NLW_RAM_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_1\
    );
RAM_reg_3648_3711_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3648_3711_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3648_3711_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_1\
    );
RAM_reg_3648_3711_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3648_3711_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3648_3711_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_1\
    );
RAM_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3712_3775_0_2_n_0,
      DOB => RAM_reg_3712_3775_0_2_n_1,
      DOC => RAM_reg_3712_3775_0_2_n_2,
      DOD => NLW_RAM_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_2\
    );
RAM_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3712_3775_3_5_n_0,
      DOB => RAM_reg_3712_3775_3_5_n_1,
      DOC => RAM_reg_3712_3775_3_5_n_2,
      DOD => NLW_RAM_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_2\
    );
RAM_reg_3712_3775_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3712_3775_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3712_3775_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_2\
    );
RAM_reg_3712_3775_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3712_3775_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3712_3775_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_2\
    );
RAM_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3776_3839_0_2_n_0,
      DOB => RAM_reg_3776_3839_0_2_n_1,
      DOC => RAM_reg_3776_3839_0_2_n_2,
      DOD => NLW_RAM_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_3\
    );
RAM_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3776_3839_3_5_n_0,
      DOB => RAM_reg_3776_3839_3_5_n_1,
      DOC => RAM_reg_3776_3839_3_5_n_2,
      DOD => NLW_RAM_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_3\
    );
RAM_reg_3776_3839_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3776_3839_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3776_3839_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_3\
    );
RAM_reg_3776_3839_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3776_3839_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3776_3839_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_16_3\
    );
RAM_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3840_3903_0_2_n_0,
      DOB => RAM_reg_3840_3903_0_2_n_1,
      DOC => RAM_reg_3840_3903_0_2_n_2,
      DOD => NLW_RAM_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_0\
    );
RAM_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3840_3903_3_5_n_0,
      DOB => RAM_reg_3840_3903_3_5_n_1,
      DOC => RAM_reg_3840_3903_3_5_n_2,
      DOD => NLW_RAM_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_0\
    );
RAM_reg_3840_3903_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3840_3903_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3840_3903_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_0\
    );
RAM_reg_3840_3903_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3840_3903_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3840_3903_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_0\
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_2\
    );
RAM_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_384_447_3_5_n_0,
      DOB => RAM_reg_384_447_3_5_n_1,
      DOC => RAM_reg_384_447_3_5_n_2,
      DOD => NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_2\
    );
RAM_reg_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_384_447_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_384_447_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_2\
    );
RAM_reg_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_384_447_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_384_447_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_2\
    );
RAM_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3904_3967_0_2_n_0,
      DOB => RAM_reg_3904_3967_0_2_n_1,
      DOC => RAM_reg_3904_3967_0_2_n_2,
      DOD => NLW_RAM_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_1\
    );
RAM_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3904_3967_3_5_n_0,
      DOB => RAM_reg_3904_3967_3_5_n_1,
      DOC => RAM_reg_3904_3967_3_5_n_2,
      DOD => NLW_RAM_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_1\
    );
RAM_reg_3904_3967_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3904_3967_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3904_3967_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_1\
    );
RAM_reg_3904_3967_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3904_3967_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3904_3967_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_1\
    );
RAM_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_3968_4031_0_2_n_0,
      DOB => RAM_reg_3968_4031_0_2_n_1,
      DOC => RAM_reg_3968_4031_0_2_n_2,
      DOD => NLW_RAM_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_2\
    );
RAM_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_3968_4031_3_5_n_0,
      DOB => RAM_reg_3968_4031_3_5_n_1,
      DOC => RAM_reg_3968_4031_3_5_n_2,
      DOD => NLW_RAM_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_2\
    );
RAM_reg_3968_4031_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_3968_4031_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_3968_4031_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_2\
    );
RAM_reg_3968_4031_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_3968_4031_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_3968_4031_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_17_2\
    );
RAM_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_4032_4095_0_2_n_0,
      DOB => RAM_reg_4032_4095_0_2_n_1,
      DOC => RAM_reg_4032_4095_0_2_n_2,
      DOD => NLW_RAM_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[6]_i_17_0\
    );
RAM_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_17_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_4032_4095_3_5_n_0,
      DOB => RAM_reg_4032_4095_3_5_n_1,
      DOC => RAM_reg_4032_4095_3_5_n_2,
      DOD => NLW_RAM_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[6]_i_17_0\
    );
RAM_reg_4032_4095_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_4032_4095_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_4032_4095_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[6]_i_17_0\
    );
RAM_reg_4032_4095_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_4032_4095_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_4032_4095_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[6]_i_17_0\
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_3\
    );
RAM_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_448_511_3_5_n_0,
      DOB => RAM_reg_448_511_3_5_n_1,
      DOC => RAM_reg_448_511_3_5_n_2,
      DOD => NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_3\
    );
RAM_reg_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_448_511_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_448_511_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_3\
    );
RAM_reg_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_448_511_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_448_511_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_27_3\
    );
RAM_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_512_575_0_2_n_0,
      DOB => RAM_reg_512_575_0_2_n_1,
      DOC => RAM_reg_512_575_0_2_n_2,
      DOD => NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_0\
    );
RAM_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_512_575_3_5_n_0,
      DOB => RAM_reg_512_575_3_5_n_1,
      DOC => RAM_reg_512_575_3_5_n_2,
      DOD => NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_0\
    );
RAM_reg_512_575_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_512_575_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_512_575_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_0\
    );
RAM_reg_512_575_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_512_575_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_512_575_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_0\
    );
RAM_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_576_639_0_2_n_0,
      DOB => RAM_reg_576_639_0_2_n_1,
      DOC => RAM_reg_576_639_0_2_n_2,
      DOD => NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_1\
    );
RAM_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_576_639_3_5_n_0,
      DOB => RAM_reg_576_639_3_5_n_1,
      DOC => RAM_reg_576_639_3_5_n_2,
      DOD => NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_1\
    );
RAM_reg_576_639_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_576_639_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_576_639_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_1\
    );
RAM_reg_576_639_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_576_639_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_576_639_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_1\
    );
RAM_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_640_703_0_2_n_0,
      DOB => RAM_reg_640_703_0_2_n_1,
      DOC => RAM_reg_640_703_0_2_n_2,
      DOD => NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_2\
    );
RAM_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_640_703_3_5_n_0,
      DOB => RAM_reg_640_703_3_5_n_1,
      DOC => RAM_reg_640_703_3_5_n_2,
      DOD => NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_2\
    );
RAM_reg_640_703_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_640_703_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_640_703_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_2\
    );
RAM_reg_640_703_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_640_703_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_640_703_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_2\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_1\
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_1\
    );
RAM_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_64_127_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_1\
    );
RAM_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_64_127_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_26_1\
    );
RAM_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_704_767_0_2_n_0,
      DOB => RAM_reg_704_767_0_2_n_1,
      DOC => RAM_reg_704_767_0_2_n_2,
      DOD => NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_3\
    );
RAM_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_704_767_3_5_n_0,
      DOB => RAM_reg_704_767_3_5_n_1,
      DOC => RAM_reg_704_767_3_5_n_2,
      DOD => NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_3\
    );
RAM_reg_704_767_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_704_767_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_704_767_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_3\
    );
RAM_reg_704_767_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_704_767_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_704_767_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_28_3\
    );
RAM_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_768_831_0_2_n_0,
      DOB => RAM_reg_768_831_0_2_n_1,
      DOC => RAM_reg_768_831_0_2_n_2,
      DOD => NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_0\
    );
RAM_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_768_831_3_5_n_0,
      DOB => RAM_reg_768_831_3_5_n_1,
      DOC => RAM_reg_768_831_3_5_n_2,
      DOD => NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_0\
    );
RAM_reg_768_831_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_768_831_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_768_831_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_0\
    );
RAM_reg_768_831_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_768_831_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_768_831_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_0\
    );
RAM_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_832_895_0_2_n_0,
      DOB => RAM_reg_832_895_0_2_n_1,
      DOC => RAM_reg_832_895_0_2_n_2,
      DOD => NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_1\
    );
RAM_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_832_895_3_5_n_0,
      DOB => RAM_reg_832_895_3_5_n_1,
      DOC => RAM_reg_832_895_3_5_n_2,
      DOD => NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_1\
    );
RAM_reg_832_895_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_832_895_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_832_895_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_1\
    );
RAM_reg_832_895_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_832_895_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_832_895_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_1\
    );
RAM_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_896_959_0_2_n_0,
      DOB => RAM_reg_896_959_0_2_n_1,
      DOC => RAM_reg_896_959_0_2_n_2,
      DOD => NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_2\
    );
RAM_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_896_959_3_5_n_0,
      DOB => RAM_reg_896_959_3_5_n_1,
      DOC => RAM_reg_896_959_3_5_n_2,
      DOD => NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_2\
    );
RAM_reg_896_959_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_896_959_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_896_959_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_2\
    );
RAM_reg_896_959_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_896_959_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_896_959_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_2\
    );
RAM_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[2]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_960_1023_0_2_n_0,
      DOB => RAM_reg_960_1023_0_2_n_1,
      DOC => RAM_reg_960_1023_0_2_n_2,
      DOD => NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_3\
    );
RAM_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i[5]_i_25_0\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_960_1023_3_5_n_0,
      DOB => RAM_reg_960_1023_3_5_n_1,
      DOC => RAM_reg_960_1023_3_5_n_2,
      DOD => NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_3\
    );
RAM_reg_960_1023_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[6]_i_17_1\,
      A1 => \gpr1.dout_i[6]_i_17_2\,
      A2 => \gpr1.dout_i[6]_i_17_3\,
      A3 => \gpr1.dout_i[6]_i_17_4\,
      A4 => \gpr1.dout_i[6]_i_17_5\,
      A5 => \gpr1.dout_i[6]_i_17_6\,
      D => din(6),
      DPO => RAM_reg_960_1023_6_6_n_0,
      DPRA0 => \gpr1.dout_i_reg[7]_0\(0),
      DPRA1 => \gpr1.dout_i_reg[7]_0\(1),
      DPRA2 => \gpr1.dout_i_reg[7]_0\(2),
      DPRA3 => \gpr1.dout_i_reg[7]_0\(3),
      DPRA4 => \gpr1.dout_i_reg[7]_0\(4),
      DPRA5 => \gpr1.dout_i_reg[7]_0\(5),
      SPO => NLW_RAM_reg_960_1023_6_6_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_3\
    );
RAM_reg_960_1023_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gpr1.dout_i[7]_i_18_0\,
      A1 => \gpr1.dout_i[7]_i_18_1\,
      A2 => \gpr1.dout_i[7]_i_18_2\,
      A3 => \gpr1.dout_i[7]_i_18_3\,
      A4 => \gpr1.dout_i[7]_i_18_4\,
      A5 => \gpr1.dout_i[7]_i_18_5\,
      D => din(7),
      DPO => RAM_reg_960_1023_7_7_n_0,
      DPRA0 => \gpr1.dout_i[7]_i_18_6\,
      DPRA1 => \gpr1.dout_i[7]_i_18_7\,
      DPRA2 => \gpr1.dout_i[7]_i_18_8\,
      DPRA3 => \gpr1.dout_i[7]_i_18_9\,
      DPRA4 => \gpr1.dout_i[7]_i_18_10\,
      DPRA5 => \gpr1.dout_i[7]_i_18_11\,
      SPO => NLW_RAM_reg_960_1023_7_7_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i[2]_i_29_3\
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[0]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[0]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[0]_i_5_n_0\,
      O => dout_i0(0)
    );
\gpr1.dout_i[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_n_0,
      I1 => RAM_reg_3200_3263_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_0_2_n_0,
      O => \gpr1.dout_i[0]_i_14_n_0\
    );
\gpr1.dout_i[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_0_2_n_0,
      I1 => RAM_reg_3456_3519_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_0_2_n_0,
      O => \gpr1.dout_i[0]_i_15_n_0\
    );
\gpr1.dout_i[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_0_2_n_0,
      I1 => RAM_reg_3712_3775_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_0_2_n_0,
      O => \gpr1.dout_i[0]_i_16_n_0\
    );
\gpr1.dout_i[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_0_2_n_0,
      I1 => RAM_reg_3968_4031_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_0_2_n_0,
      O => \gpr1.dout_i[0]_i_17_n_0\
    );
\gpr1.dout_i[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_0_2_n_0,
      I1 => RAM_reg_2176_2239_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_0_2_n_0,
      O => \gpr1.dout_i[0]_i_18_n_0\
    );
\gpr1.dout_i[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_0_2_n_0,
      I1 => RAM_reg_2432_2495_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_0_2_n_0,
      O => \gpr1.dout_i[0]_i_19_n_0\
    );
\gpr1.dout_i[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_0_2_n_0,
      I1 => RAM_reg_2688_2751_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_0_2_n_0,
      O => \gpr1.dout_i[0]_i_20_n_0\
    );
\gpr1.dout_i[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2_n_0,
      I1 => RAM_reg_2944_3007_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_0_2_n_0,
      O => \gpr1.dout_i[0]_i_21_n_0\
    );
\gpr1.dout_i[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_0_2_n_0,
      I1 => RAM_reg_1152_1215_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_0_2_n_0,
      O => \gpr1.dout_i[0]_i_22_n_0\
    );
\gpr1.dout_i[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_0_2_n_0,
      I1 => RAM_reg_1408_1471_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_0_2_n_0,
      O => \gpr1.dout_i[0]_i_23_n_0\
    );
\gpr1.dout_i[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_0_2_n_0,
      I1 => RAM_reg_1664_1727_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_0_2_n_0,
      O => \gpr1.dout_i[0]_i_24_n_0\
    );
\gpr1.dout_i[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_0_2_n_0,
      I1 => RAM_reg_1920_1983_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_0_2_n_0,
      O => \gpr1.dout_i[0]_i_25_n_0\
    );
\gpr1.dout_i[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_26_n_0\
    );
\gpr1.dout_i[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_0,
      I1 => RAM_reg_384_447_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_0_2_n_0,
      O => \gpr1.dout_i[0]_i_27_n_0\
    );
\gpr1.dout_i[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_0,
      I1 => RAM_reg_640_703_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_0_2_n_0,
      O => \gpr1.dout_i[0]_i_28_n_0\
    );
\gpr1.dout_i[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_0,
      I1 => RAM_reg_896_959_0_2_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_0_2_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_0_2_n_0,
      O => \gpr1.dout_i[0]_i_29_n_0\
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[1]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[1]_i_5_n_0\,
      O => dout_i0(1)
    );
\gpr1.dout_i[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_n_1,
      I1 => RAM_reg_3200_3263_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_0_2_n_1,
      O => \gpr1.dout_i[1]_i_14_n_0\
    );
\gpr1.dout_i[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_0_2_n_1,
      I1 => RAM_reg_3456_3519_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_0_2_n_1,
      O => \gpr1.dout_i[1]_i_15_n_0\
    );
\gpr1.dout_i[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_0_2_n_1,
      I1 => RAM_reg_3712_3775_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_0_2_n_1,
      O => \gpr1.dout_i[1]_i_16_n_0\
    );
\gpr1.dout_i[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_0_2_n_1,
      I1 => RAM_reg_3968_4031_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_0_2_n_1,
      O => \gpr1.dout_i[1]_i_17_n_0\
    );
\gpr1.dout_i[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_0_2_n_1,
      I1 => RAM_reg_2176_2239_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_0_2_n_1,
      O => \gpr1.dout_i[1]_i_18_n_0\
    );
\gpr1.dout_i[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_0_2_n_1,
      I1 => RAM_reg_2432_2495_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_0_2_n_1,
      O => \gpr1.dout_i[1]_i_19_n_0\
    );
\gpr1.dout_i[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_0_2_n_1,
      I1 => RAM_reg_2688_2751_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_0_2_n_1,
      O => \gpr1.dout_i[1]_i_20_n_0\
    );
\gpr1.dout_i[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2_n_1,
      I1 => RAM_reg_2944_3007_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_0_2_n_1,
      O => \gpr1.dout_i[1]_i_21_n_0\
    );
\gpr1.dout_i[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_0_2_n_1,
      I1 => RAM_reg_1152_1215_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_0_2_n_1,
      O => \gpr1.dout_i[1]_i_22_n_0\
    );
\gpr1.dout_i[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_0_2_n_1,
      I1 => RAM_reg_1408_1471_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_0_2_n_1,
      O => \gpr1.dout_i[1]_i_23_n_0\
    );
\gpr1.dout_i[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_0_2_n_1,
      I1 => RAM_reg_1664_1727_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_0_2_n_1,
      O => \gpr1.dout_i[1]_i_24_n_0\
    );
\gpr1.dout_i[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_0_2_n_1,
      I1 => RAM_reg_1920_1983_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_0_2_n_1,
      O => \gpr1.dout_i[1]_i_25_n_0\
    );
\gpr1.dout_i[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_26_n_0\
    );
\gpr1.dout_i[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_1,
      I1 => RAM_reg_384_447_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_0_2_n_1,
      O => \gpr1.dout_i[1]_i_27_n_0\
    );
\gpr1.dout_i[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_1,
      I1 => RAM_reg_640_703_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_0_2_n_1,
      O => \gpr1.dout_i[1]_i_28_n_0\
    );
\gpr1.dout_i[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_1,
      I1 => RAM_reg_896_959_0_2_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_0_2_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_0_2_n_1,
      O => \gpr1.dout_i[1]_i_29_n_0\
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[2]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[2]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[2]_i_5_n_0\,
      O => dout_i0(2)
    );
\gpr1.dout_i[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_n_2,
      I1 => RAM_reg_3200_3263_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_0_2_n_2,
      O => \gpr1.dout_i[2]_i_14_n_0\
    );
\gpr1.dout_i[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_0_2_n_2,
      I1 => RAM_reg_3456_3519_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_0_2_n_2,
      O => \gpr1.dout_i[2]_i_15_n_0\
    );
\gpr1.dout_i[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_0_2_n_2,
      I1 => RAM_reg_3712_3775_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_0_2_n_2,
      O => \gpr1.dout_i[2]_i_16_n_0\
    );
\gpr1.dout_i[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_0_2_n_2,
      I1 => RAM_reg_3968_4031_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_0_2_n_2,
      O => \gpr1.dout_i[2]_i_17_n_0\
    );
\gpr1.dout_i[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_0_2_n_2,
      I1 => RAM_reg_2176_2239_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_0_2_n_2,
      O => \gpr1.dout_i[2]_i_18_n_0\
    );
\gpr1.dout_i[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_0_2_n_2,
      I1 => RAM_reg_2432_2495_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_0_2_n_2,
      O => \gpr1.dout_i[2]_i_19_n_0\
    );
\gpr1.dout_i[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_0_2_n_2,
      I1 => RAM_reg_2688_2751_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_0_2_n_2,
      O => \gpr1.dout_i[2]_i_20_n_0\
    );
\gpr1.dout_i[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2_n_2,
      I1 => RAM_reg_2944_3007_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_0_2_n_2,
      O => \gpr1.dout_i[2]_i_21_n_0\
    );
\gpr1.dout_i[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_0_2_n_2,
      I1 => RAM_reg_1152_1215_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_0_2_n_2,
      O => \gpr1.dout_i[2]_i_22_n_0\
    );
\gpr1.dout_i[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_0_2_n_2,
      I1 => RAM_reg_1408_1471_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_0_2_n_2,
      O => \gpr1.dout_i[2]_i_23_n_0\
    );
\gpr1.dout_i[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_0_2_n_2,
      I1 => RAM_reg_1664_1727_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_0_2_n_2,
      O => \gpr1.dout_i[2]_i_24_n_0\
    );
\gpr1.dout_i[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_0_2_n_2,
      I1 => RAM_reg_1920_1983_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_0_2_n_2,
      O => \gpr1.dout_i[2]_i_25_n_0\
    );
\gpr1.dout_i[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_2,
      I1 => RAM_reg_128_191_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_0_2_n_2,
      O => \gpr1.dout_i[2]_i_26_n_0\
    );
\gpr1.dout_i[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_2,
      I1 => RAM_reg_384_447_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_0_2_n_2,
      O => \gpr1.dout_i[2]_i_27_n_0\
    );
\gpr1.dout_i[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_2,
      I1 => RAM_reg_640_703_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_0_2_n_2,
      O => \gpr1.dout_i[2]_i_28_n_0\
    );
\gpr1.dout_i[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_2,
      I1 => RAM_reg_896_959_0_2_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_0_2_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_0_2_n_2,
      O => \gpr1.dout_i[2]_i_29_n_0\
    );
\gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[3]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[3]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[3]_i_5_n_0\,
      O => dout_i0(3)
    );
\gpr1.dout_i[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_3_5_n_0,
      I1 => RAM_reg_3200_3263_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_3_5_n_0,
      O => \gpr1.dout_i[3]_i_14_n_0\
    );
\gpr1.dout_i[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_3_5_n_0,
      I1 => RAM_reg_3456_3519_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_3_5_n_0,
      O => \gpr1.dout_i[3]_i_15_n_0\
    );
\gpr1.dout_i[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_3_5_n_0,
      I1 => RAM_reg_3712_3775_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_3_5_n_0,
      O => \gpr1.dout_i[3]_i_16_n_0\
    );
\gpr1.dout_i[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_3_5_n_0,
      I1 => RAM_reg_3968_4031_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_3_5_n_0,
      O => \gpr1.dout_i[3]_i_17_n_0\
    );
\gpr1.dout_i[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_3_5_n_0,
      I1 => RAM_reg_2176_2239_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_3_5_n_0,
      O => \gpr1.dout_i[3]_i_18_n_0\
    );
\gpr1.dout_i[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_3_5_n_0,
      I1 => RAM_reg_2432_2495_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_3_5_n_0,
      O => \gpr1.dout_i[3]_i_19_n_0\
    );
\gpr1.dout_i[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_3_5_n_0,
      I1 => RAM_reg_2688_2751_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_3_5_n_0,
      O => \gpr1.dout_i[3]_i_20_n_0\
    );
\gpr1.dout_i[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_3_5_n_0,
      I1 => RAM_reg_2944_3007_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_3_5_n_0,
      O => \gpr1.dout_i[3]_i_21_n_0\
    );
\gpr1.dout_i[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_3_5_n_0,
      I1 => RAM_reg_1152_1215_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_3_5_n_0,
      O => \gpr1.dout_i[3]_i_22_n_0\
    );
\gpr1.dout_i[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_3_5_n_0,
      I1 => RAM_reg_1408_1471_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_3_5_n_0,
      O => \gpr1.dout_i[3]_i_23_n_0\
    );
\gpr1.dout_i[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_3_5_n_0,
      I1 => RAM_reg_1664_1727_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_3_5_n_0,
      O => \gpr1.dout_i[3]_i_24_n_0\
    );
\gpr1.dout_i[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_3_5_n_0,
      I1 => RAM_reg_1920_1983_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_3_5_n_0,
      O => \gpr1.dout_i[3]_i_25_n_0\
    );
\gpr1.dout_i[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_0,
      I1 => RAM_reg_128_191_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_3_5_n_0,
      O => \gpr1.dout_i[3]_i_26_n_0\
    );
\gpr1.dout_i[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_0,
      I1 => RAM_reg_384_447_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_3_5_n_0,
      O => \gpr1.dout_i[3]_i_27_n_0\
    );
\gpr1.dout_i[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_0,
      I1 => RAM_reg_640_703_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_3_5_n_0,
      O => \gpr1.dout_i[3]_i_28_n_0\
    );
\gpr1.dout_i[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_0,
      I1 => RAM_reg_896_959_3_5_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_3_5_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_3_5_n_0,
      O => \gpr1.dout_i[3]_i_29_n_0\
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[4]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[4]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[4]_i_5_n_0\,
      O => dout_i0(4)
    );
\gpr1.dout_i[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_3_5_n_1,
      I1 => RAM_reg_3200_3263_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_3_5_n_1,
      O => \gpr1.dout_i[4]_i_14_n_0\
    );
\gpr1.dout_i[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_3_5_n_1,
      I1 => RAM_reg_3456_3519_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_3_5_n_1,
      O => \gpr1.dout_i[4]_i_15_n_0\
    );
\gpr1.dout_i[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_3_5_n_1,
      I1 => RAM_reg_3712_3775_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_3_5_n_1,
      O => \gpr1.dout_i[4]_i_16_n_0\
    );
\gpr1.dout_i[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_3_5_n_1,
      I1 => RAM_reg_3968_4031_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_3_5_n_1,
      O => \gpr1.dout_i[4]_i_17_n_0\
    );
\gpr1.dout_i[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_3_5_n_1,
      I1 => RAM_reg_2176_2239_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_3_5_n_1,
      O => \gpr1.dout_i[4]_i_18_n_0\
    );
\gpr1.dout_i[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_3_5_n_1,
      I1 => RAM_reg_2432_2495_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_3_5_n_1,
      O => \gpr1.dout_i[4]_i_19_n_0\
    );
\gpr1.dout_i[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_3_5_n_1,
      I1 => RAM_reg_2688_2751_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_3_5_n_1,
      O => \gpr1.dout_i[4]_i_20_n_0\
    );
\gpr1.dout_i[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_3_5_n_1,
      I1 => RAM_reg_2944_3007_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_3_5_n_1,
      O => \gpr1.dout_i[4]_i_21_n_0\
    );
\gpr1.dout_i[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_3_5_n_1,
      I1 => RAM_reg_1152_1215_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_3_5_n_1,
      O => \gpr1.dout_i[4]_i_22_n_0\
    );
\gpr1.dout_i[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_3_5_n_1,
      I1 => RAM_reg_1408_1471_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_3_5_n_1,
      O => \gpr1.dout_i[4]_i_23_n_0\
    );
\gpr1.dout_i[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_3_5_n_1,
      I1 => RAM_reg_1664_1727_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_3_5_n_1,
      O => \gpr1.dout_i[4]_i_24_n_0\
    );
\gpr1.dout_i[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_3_5_n_1,
      I1 => RAM_reg_1920_1983_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_3_5_n_1,
      O => \gpr1.dout_i[4]_i_25_n_0\
    );
\gpr1.dout_i[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_1,
      I1 => RAM_reg_128_191_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_3_5_n_1,
      O => \gpr1.dout_i[4]_i_26_n_0\
    );
\gpr1.dout_i[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_1,
      I1 => RAM_reg_384_447_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_3_5_n_1,
      O => \gpr1.dout_i[4]_i_27_n_0\
    );
\gpr1.dout_i[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_1,
      I1 => RAM_reg_640_703_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_3_5_n_1,
      O => \gpr1.dout_i[4]_i_28_n_0\
    );
\gpr1.dout_i[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_1,
      I1 => RAM_reg_896_959_3_5_n_1,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_3_5_n_1,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_3_5_n_1,
      O => \gpr1.dout_i[4]_i_29_n_0\
    );
\gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[5]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[5]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[5]_i_5_n_0\,
      O => dout_i0(5)
    );
\gpr1.dout_i[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_3_5_n_2,
      I1 => RAM_reg_3200_3263_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_3_5_n_2,
      O => \gpr1.dout_i[5]_i_14_n_0\
    );
\gpr1.dout_i[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_3_5_n_2,
      I1 => RAM_reg_3456_3519_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_3_5_n_2,
      O => \gpr1.dout_i[5]_i_15_n_0\
    );
\gpr1.dout_i[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_3_5_n_2,
      I1 => RAM_reg_3712_3775_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_3_5_n_2,
      O => \gpr1.dout_i[5]_i_16_n_0\
    );
\gpr1.dout_i[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_3_5_n_2,
      I1 => RAM_reg_3968_4031_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_3_5_n_2,
      O => \gpr1.dout_i[5]_i_17_n_0\
    );
\gpr1.dout_i[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_3_5_n_2,
      I1 => RAM_reg_2176_2239_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_3_5_n_2,
      O => \gpr1.dout_i[5]_i_18_n_0\
    );
\gpr1.dout_i[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_3_5_n_2,
      I1 => RAM_reg_2432_2495_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_3_5_n_2,
      O => \gpr1.dout_i[5]_i_19_n_0\
    );
\gpr1.dout_i[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_3_5_n_2,
      I1 => RAM_reg_2688_2751_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_3_5_n_2,
      O => \gpr1.dout_i[5]_i_20_n_0\
    );
\gpr1.dout_i[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_3_5_n_2,
      I1 => RAM_reg_2944_3007_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_3_5_n_2,
      O => \gpr1.dout_i[5]_i_21_n_0\
    );
\gpr1.dout_i[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_3_5_n_2,
      I1 => RAM_reg_1152_1215_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_3_5_n_2,
      O => \gpr1.dout_i[5]_i_22_n_0\
    );
\gpr1.dout_i[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_3_5_n_2,
      I1 => RAM_reg_1408_1471_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_3_5_n_2,
      O => \gpr1.dout_i[5]_i_23_n_0\
    );
\gpr1.dout_i[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_3_5_n_2,
      I1 => RAM_reg_1664_1727_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_3_5_n_2,
      O => \gpr1.dout_i[5]_i_24_n_0\
    );
\gpr1.dout_i[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_3_5_n_2,
      I1 => RAM_reg_1920_1983_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_3_5_n_2,
      O => \gpr1.dout_i[5]_i_25_n_0\
    );
\gpr1.dout_i[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_2,
      I1 => RAM_reg_128_191_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_3_5_n_2,
      O => \gpr1.dout_i[5]_i_26_n_0\
    );
\gpr1.dout_i[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_2,
      I1 => RAM_reg_384_447_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_3_5_n_2,
      O => \gpr1.dout_i[5]_i_27_n_0\
    );
\gpr1.dout_i[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_2,
      I1 => RAM_reg_640_703_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_3_5_n_2,
      O => \gpr1.dout_i[5]_i_28_n_0\
    );
\gpr1.dout_i[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_2,
      I1 => RAM_reg_896_959_3_5_n_2,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_3_5_n_2,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_3_5_n_2,
      O => \gpr1.dout_i[5]_i_29_n_0\
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[6]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_3_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[6]_i_4_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[6]_i_5_n_0\,
      O => dout_i0(6)
    );
\gpr1.dout_i[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_6_6_n_0,
      I1 => RAM_reg_3200_3263_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_6_6_n_0,
      O => \gpr1.dout_i[6]_i_14_n_0\
    );
\gpr1.dout_i[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_6_6_n_0,
      I1 => RAM_reg_3456_3519_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_6_6_n_0,
      O => \gpr1.dout_i[6]_i_15_n_0\
    );
\gpr1.dout_i[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_6_6_n_0,
      I1 => RAM_reg_3712_3775_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_6_6_n_0,
      O => \gpr1.dout_i[6]_i_16_n_0\
    );
\gpr1.dout_i[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_6_6_n_0,
      I1 => RAM_reg_3968_4031_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_6_6_n_0,
      O => \gpr1.dout_i[6]_i_17_n_0\
    );
\gpr1.dout_i[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_6_6_n_0,
      I1 => RAM_reg_2176_2239_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_6_6_n_0,
      O => \gpr1.dout_i[6]_i_18_n_0\
    );
\gpr1.dout_i[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_6_6_n_0,
      I1 => RAM_reg_2432_2495_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_6_6_n_0,
      O => \gpr1.dout_i[6]_i_19_n_0\
    );
\gpr1.dout_i[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_6_6_n_0,
      I1 => RAM_reg_2688_2751_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_6_6_n_0,
      O => \gpr1.dout_i[6]_i_20_n_0\
    );
\gpr1.dout_i[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_6_6_n_0,
      I1 => RAM_reg_2944_3007_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_6_6_n_0,
      O => \gpr1.dout_i[6]_i_21_n_0\
    );
\gpr1.dout_i[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_6_6_n_0,
      I1 => RAM_reg_1152_1215_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_6_6_n_0,
      O => \gpr1.dout_i[6]_i_22_n_0\
    );
\gpr1.dout_i[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_6_6_n_0,
      I1 => RAM_reg_1408_1471_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_6_6_n_0,
      O => \gpr1.dout_i[6]_i_23_n_0\
    );
\gpr1.dout_i[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_6_6_n_0,
      I1 => RAM_reg_1664_1727_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_6_6_n_0,
      O => \gpr1.dout_i[6]_i_24_n_0\
    );
\gpr1.dout_i[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_6_6_n_0,
      I1 => RAM_reg_1920_1983_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_6_6_n_0,
      O => \gpr1.dout_i[6]_i_25_n_0\
    );
\gpr1.dout_i[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_6_n_0,
      I1 => RAM_reg_128_191_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_6_6_n_0,
      O => \gpr1.dout_i[6]_i_26_n_0\
    );
\gpr1.dout_i[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_6_n_0,
      I1 => RAM_reg_384_447_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_6_6_n_0,
      O => \gpr1.dout_i[6]_i_27_n_0\
    );
\gpr1.dout_i[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_6_n_0,
      I1 => RAM_reg_640_703_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_6_6_n_0,
      O => \gpr1.dout_i[6]_i_28_n_0\
    );
\gpr1.dout_i[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_6_n_0,
      I1 => RAM_reg_896_959_6_6_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_6_6_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_6_6_n_0,
      O => \gpr1.dout_i[6]_i_29_n_0\
    );
\gpr1.dout_i[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_7_7_n_0,
      I1 => RAM_reg_3200_3263_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3136_3199_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3072_3135_7_7_n_0,
      O => \gpr1.dout_i[7]_i_15_n_0\
    );
\gpr1.dout_i[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_7_7_n_0,
      I1 => RAM_reg_3456_3519_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3392_3455_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3328_3391_7_7_n_0,
      O => \gpr1.dout_i[7]_i_16_n_0\
    );
\gpr1.dout_i[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_7_7_n_0,
      I1 => RAM_reg_3712_3775_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3648_3711_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3584_3647_7_7_n_0,
      O => \gpr1.dout_i[7]_i_17_n_0\
    );
\gpr1.dout_i[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_7_7_n_0,
      I1 => RAM_reg_3968_4031_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_3904_3967_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_3840_3903_7_7_n_0,
      O => \gpr1.dout_i[7]_i_18_n_0\
    );
\gpr1.dout_i[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_7_7_n_0,
      I1 => RAM_reg_2176_2239_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2112_2175_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2048_2111_7_7_n_0,
      O => \gpr1.dout_i[7]_i_19_n_0\
    );
\gpr1.dout_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[7]_i_3_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_4_n_0\,
      I2 => \gpr1.dout_i_reg[7]_0\(11),
      I3 => \gpr1.dout_i_reg[7]_i_5_n_0\,
      I4 => \gpr1.dout_i_reg[7]_0\(10),
      I5 => \gpr1.dout_i_reg[7]_i_6_n_0\,
      O => dout_i0(7)
    );
\gpr1.dout_i[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_7_7_n_0,
      I1 => RAM_reg_2432_2495_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2368_2431_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2304_2367_7_7_n_0,
      O => \gpr1.dout_i[7]_i_20_n_0\
    );
\gpr1.dout_i[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_7_7_n_0,
      I1 => RAM_reg_2688_2751_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2624_2687_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2560_2623_7_7_n_0,
      O => \gpr1.dout_i[7]_i_21_n_0\
    );
\gpr1.dout_i[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_7_7_n_0,
      I1 => RAM_reg_2944_3007_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_2880_2943_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_2816_2879_7_7_n_0,
      O => \gpr1.dout_i[7]_i_22_n_0\
    );
\gpr1.dout_i[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_7_7_n_0,
      I1 => RAM_reg_1152_1215_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1088_1151_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1024_1087_7_7_n_0,
      O => \gpr1.dout_i[7]_i_23_n_0\
    );
\gpr1.dout_i[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_7_7_n_0,
      I1 => RAM_reg_1408_1471_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1344_1407_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1280_1343_7_7_n_0,
      O => \gpr1.dout_i[7]_i_24_n_0\
    );
\gpr1.dout_i[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_7_7_n_0,
      I1 => RAM_reg_1664_1727_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1600_1663_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1536_1599_7_7_n_0,
      O => \gpr1.dout_i[7]_i_25_n_0\
    );
\gpr1.dout_i[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_7_7_n_0,
      I1 => RAM_reg_1920_1983_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_1856_1919_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_1792_1855_7_7_n_0,
      O => \gpr1.dout_i[7]_i_26_n_0\
    );
\gpr1.dout_i[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_7_n_0,
      I1 => RAM_reg_128_191_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_64_127_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_0_63_7_7_n_0,
      O => \gpr1.dout_i[7]_i_27_n_0\
    );
\gpr1.dout_i[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_7_n_0,
      I1 => RAM_reg_384_447_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_320_383_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_256_319_7_7_n_0,
      O => \gpr1.dout_i[7]_i_28_n_0\
    );
\gpr1.dout_i[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_7_n_0,
      I1 => RAM_reg_640_703_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_576_639_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_512_575_7_7_n_0,
      O => \gpr1.dout_i[7]_i_29_n_0\
    );
\gpr1.dout_i[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_7_n_0,
      I1 => RAM_reg_896_959_7_7_n_0,
      I2 => \gpr1.dout_i_reg[7]_0\(7),
      I3 => RAM_reg_832_895_7_7_n_0,
      I4 => \gpr1.dout_i_reg[7]_0\(6),
      I5 => RAM_reg_768_831_7_7_n_0,
      O => \gpr1.dout_i[7]_i_30_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_22_n_0\,
      I1 => \gpr1.dout_i[0]_i_23_n_0\,
      O => \gpr1.dout_i_reg[0]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_24_n_0\,
      I1 => \gpr1.dout_i[0]_i_25_n_0\,
      O => \gpr1.dout_i_reg[0]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_26_n_0\,
      I1 => \gpr1.dout_i[0]_i_27_n_0\,
      O => \gpr1.dout_i_reg[0]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_28_n_0\,
      I1 => \gpr1.dout_i[0]_i_29_n_0\,
      O => \gpr1.dout_i_reg[0]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_7_n_0\,
      O => \gpr1.dout_i_reg[0]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_9_n_0\,
      O => \gpr1.dout_i_reg[0]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_11_n_0\,
      O => \gpr1.dout_i_reg[0]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_13_n_0\,
      O => \gpr1.dout_i_reg[0]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_14_n_0\,
      I1 => \gpr1.dout_i[0]_i_15_n_0\,
      O => \gpr1.dout_i_reg[0]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_16_n_0\,
      I1 => \gpr1.dout_i[0]_i_17_n_0\,
      O => \gpr1.dout_i_reg[0]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_18_n_0\,
      I1 => \gpr1.dout_i[0]_i_19_n_0\,
      O => \gpr1.dout_i_reg[0]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_20_n_0\,
      I1 => \gpr1.dout_i[0]_i_21_n_0\,
      O => \gpr1.dout_i_reg[0]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_22_n_0\,
      I1 => \gpr1.dout_i[1]_i_23_n_0\,
      O => \gpr1.dout_i_reg[1]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_24_n_0\,
      I1 => \gpr1.dout_i[1]_i_25_n_0\,
      O => \gpr1.dout_i_reg[1]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_26_n_0\,
      I1 => \gpr1.dout_i[1]_i_27_n_0\,
      O => \gpr1.dout_i_reg[1]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_28_n_0\,
      I1 => \gpr1.dout_i[1]_i_29_n_0\,
      O => \gpr1.dout_i_reg[1]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_7_n_0\,
      O => \gpr1.dout_i_reg[1]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_9_n_0\,
      O => \gpr1.dout_i_reg[1]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_11_n_0\,
      O => \gpr1.dout_i_reg[1]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_13_n_0\,
      O => \gpr1.dout_i_reg[1]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_14_n_0\,
      I1 => \gpr1.dout_i[1]_i_15_n_0\,
      O => \gpr1.dout_i_reg[1]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_16_n_0\,
      I1 => \gpr1.dout_i[1]_i_17_n_0\,
      O => \gpr1.dout_i_reg[1]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_18_n_0\,
      I1 => \gpr1.dout_i[1]_i_19_n_0\,
      O => \gpr1.dout_i_reg[1]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_20_n_0\,
      I1 => \gpr1.dout_i[1]_i_21_n_0\,
      O => \gpr1.dout_i_reg[1]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_22_n_0\,
      I1 => \gpr1.dout_i[2]_i_23_n_0\,
      O => \gpr1.dout_i_reg[2]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_24_n_0\,
      I1 => \gpr1.dout_i[2]_i_25_n_0\,
      O => \gpr1.dout_i_reg[2]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_26_n_0\,
      I1 => \gpr1.dout_i[2]_i_27_n_0\,
      O => \gpr1.dout_i_reg[2]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_28_n_0\,
      I1 => \gpr1.dout_i[2]_i_29_n_0\,
      O => \gpr1.dout_i_reg[2]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_7_n_0\,
      O => \gpr1.dout_i_reg[2]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_9_n_0\,
      O => \gpr1.dout_i_reg[2]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_11_n_0\,
      O => \gpr1.dout_i_reg[2]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_13_n_0\,
      O => \gpr1.dout_i_reg[2]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_14_n_0\,
      I1 => \gpr1.dout_i[2]_i_15_n_0\,
      O => \gpr1.dout_i_reg[2]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_16_n_0\,
      I1 => \gpr1.dout_i[2]_i_17_n_0\,
      O => \gpr1.dout_i_reg[2]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_18_n_0\,
      I1 => \gpr1.dout_i[2]_i_19_n_0\,
      O => \gpr1.dout_i_reg[2]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_20_n_0\,
      I1 => \gpr1.dout_i[2]_i_21_n_0\,
      O => \gpr1.dout_i_reg[2]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_22_n_0\,
      I1 => \gpr1.dout_i[3]_i_23_n_0\,
      O => \gpr1.dout_i_reg[3]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_24_n_0\,
      I1 => \gpr1.dout_i[3]_i_25_n_0\,
      O => \gpr1.dout_i_reg[3]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_26_n_0\,
      I1 => \gpr1.dout_i[3]_i_27_n_0\,
      O => \gpr1.dout_i_reg[3]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_28_n_0\,
      I1 => \gpr1.dout_i[3]_i_29_n_0\,
      O => \gpr1.dout_i_reg[3]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_7_n_0\,
      O => \gpr1.dout_i_reg[3]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_9_n_0\,
      O => \gpr1.dout_i_reg[3]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_11_n_0\,
      O => \gpr1.dout_i_reg[3]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_13_n_0\,
      O => \gpr1.dout_i_reg[3]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_14_n_0\,
      I1 => \gpr1.dout_i[3]_i_15_n_0\,
      O => \gpr1.dout_i_reg[3]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_16_n_0\,
      I1 => \gpr1.dout_i[3]_i_17_n_0\,
      O => \gpr1.dout_i_reg[3]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_18_n_0\,
      I1 => \gpr1.dout_i[3]_i_19_n_0\,
      O => \gpr1.dout_i_reg[3]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_20_n_0\,
      I1 => \gpr1.dout_i[3]_i_21_n_0\,
      O => \gpr1.dout_i_reg[3]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_22_n_0\,
      I1 => \gpr1.dout_i[4]_i_23_n_0\,
      O => \gpr1.dout_i_reg[4]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_24_n_0\,
      I1 => \gpr1.dout_i[4]_i_25_n_0\,
      O => \gpr1.dout_i_reg[4]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_26_n_0\,
      I1 => \gpr1.dout_i[4]_i_27_n_0\,
      O => \gpr1.dout_i_reg[4]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_28_n_0\,
      I1 => \gpr1.dout_i[4]_i_29_n_0\,
      O => \gpr1.dout_i_reg[4]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_7_n_0\,
      O => \gpr1.dout_i_reg[4]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_9_n_0\,
      O => \gpr1.dout_i_reg[4]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_11_n_0\,
      O => \gpr1.dout_i_reg[4]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_13_n_0\,
      O => \gpr1.dout_i_reg[4]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_14_n_0\,
      I1 => \gpr1.dout_i[4]_i_15_n_0\,
      O => \gpr1.dout_i_reg[4]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_16_n_0\,
      I1 => \gpr1.dout_i[4]_i_17_n_0\,
      O => \gpr1.dout_i_reg[4]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_18_n_0\,
      I1 => \gpr1.dout_i[4]_i_19_n_0\,
      O => \gpr1.dout_i_reg[4]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_20_n_0\,
      I1 => \gpr1.dout_i[4]_i_21_n_0\,
      O => \gpr1.dout_i_reg[4]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_22_n_0\,
      I1 => \gpr1.dout_i[5]_i_23_n_0\,
      O => \gpr1.dout_i_reg[5]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_24_n_0\,
      I1 => \gpr1.dout_i[5]_i_25_n_0\,
      O => \gpr1.dout_i_reg[5]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_26_n_0\,
      I1 => \gpr1.dout_i[5]_i_27_n_0\,
      O => \gpr1.dout_i_reg[5]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_28_n_0\,
      I1 => \gpr1.dout_i[5]_i_29_n_0\,
      O => \gpr1.dout_i_reg[5]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_7_n_0\,
      O => \gpr1.dout_i_reg[5]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_9_n_0\,
      O => \gpr1.dout_i_reg[5]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_11_n_0\,
      O => \gpr1.dout_i_reg[5]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_13_n_0\,
      O => \gpr1.dout_i_reg[5]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_14_n_0\,
      I1 => \gpr1.dout_i[5]_i_15_n_0\,
      O => \gpr1.dout_i_reg[5]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_16_n_0\,
      I1 => \gpr1.dout_i[5]_i_17_n_0\,
      O => \gpr1.dout_i_reg[5]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_18_n_0\,
      I1 => \gpr1.dout_i[5]_i_19_n_0\,
      O => \gpr1.dout_i_reg[5]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_20_n_0\,
      I1 => \gpr1.dout_i[5]_i_21_n_0\,
      O => \gpr1.dout_i_reg[5]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_22_n_0\,
      I1 => \gpr1.dout_i[6]_i_23_n_0\,
      O => \gpr1.dout_i_reg[6]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_24_n_0\,
      I1 => \gpr1.dout_i[6]_i_25_n_0\,
      O => \gpr1.dout_i_reg[6]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_26_n_0\,
      I1 => \gpr1.dout_i[6]_i_27_n_0\,
      O => \gpr1.dout_i_reg[6]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_28_n_0\,
      I1 => \gpr1.dout_i[6]_i_29_n_0\,
      O => \gpr1.dout_i_reg[6]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_6_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_7_n_0\,
      O => \gpr1.dout_i_reg[6]_i_2_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_9_n_0\,
      O => \gpr1.dout_i_reg[6]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_10_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_11_n_0\,
      O => \gpr1.dout_i_reg[6]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_13_n_0\,
      O => \gpr1.dout_i_reg[6]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_14_n_0\,
      I1 => \gpr1.dout_i[6]_i_15_n_0\,
      O => \gpr1.dout_i_reg[6]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_16_n_0\,
      I1 => \gpr1.dout_i[6]_i_17_n_0\,
      O => \gpr1.dout_i_reg[6]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_18_n_0\,
      I1 => \gpr1.dout_i[6]_i_19_n_0\,
      O => \gpr1.dout_i_reg[6]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_20_n_0\,
      I1 => \gpr1.dout_i[6]_i_21_n_0\,
      O => \gpr1.dout_i_reg[6]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => dout_i0(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_21_n_0\,
      I1 => \gpr1.dout_i[7]_i_22_n_0\,
      O => \gpr1.dout_i_reg[7]_i_10_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_23_n_0\,
      I1 => \gpr1.dout_i[7]_i_24_n_0\,
      O => \gpr1.dout_i_reg[7]_i_11_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_25_n_0\,
      I1 => \gpr1.dout_i[7]_i_26_n_0\,
      O => \gpr1.dout_i_reg[7]_i_12_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_27_n_0\,
      I1 => \gpr1.dout_i[7]_i_28_n_0\,
      O => \gpr1.dout_i_reg[7]_i_13_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_29_n_0\,
      I1 => \gpr1.dout_i[7]_i_30_n_0\,
      O => \gpr1.dout_i_reg[7]_i_14_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_7_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_8_n_0\,
      O => \gpr1.dout_i_reg[7]_i_3_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_9_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_10_n_0\,
      O => \gpr1.dout_i_reg[7]_i_4_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_11_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_12_n_0\,
      O => \gpr1.dout_i_reg[7]_i_5_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_13_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_14_n_0\,
      O => \gpr1.dout_i_reg[7]_i_6_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(9)
    );
\gpr1.dout_i_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_15_n_0\,
      I1 => \gpr1.dout_i[7]_i_16_n_0\,
      O => \gpr1.dout_i_reg[7]_i_7_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_17_n_0\,
      I1 => \gpr1.dout_i[7]_i_18_n_0\,
      O => \gpr1.dout_i_reg[7]_i_8_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
\gpr1.dout_i_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_19_n_0\,
      I1 => \gpr1.dout_i[7]_i_20_n_0\,
      O => \gpr1.dout_i_reg[7]_i_9_n_0\,
      S => \gpr1.dout_i_reg[7]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_rd_bin_cntr is
  port (
    rd_pntr_plus1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[5]_rep_0\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__1_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__2_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__3_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[4]_rep_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]_rep_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_rep_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[1]_rep_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_rep_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_rep__3_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \gc0.count_reg[0]_0\ : in STD_LOGIC
  );
end monitor_seu_fifo_rd_bin_cntr;

architecture STRUCTURE of monitor_seu_fifo_rd_bin_cntr is
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^rd_pntr_plus1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__0\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__1\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__2\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__3\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__0\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__1\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__2\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__3\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__0\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__1\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__2\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__3\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__0\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__1\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__2\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__3\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__0\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__1\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__2\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__3\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__0\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__1\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__2\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__3\ : label is "gc0.count_d1_reg[5]";
begin
  rd_pntr_plus1(11 downto 0) <= \^rd_pntr_plus1\(11 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_pntr_plus1\(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(0),
      Q => Q(0)
    );
\gc0.count_d1_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(0),
      Q => \gc0.count_d1_reg[0]_rep_0\
    );
\gc0.count_d1_reg[0]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(0),
      Q => ADDRC(0)
    );
\gc0.count_d1_reg[0]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(0),
      Q => \gc0.count_d1_reg[5]_rep__1_0\(0)
    );
\gc0.count_d1_reg[0]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(0),
      Q => \gc0.count_d1_reg[5]_rep__2_0\(0)
    );
\gc0.count_d1_reg[0]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(0),
      Q => \gc0.count_d1_reg[5]_rep__3_0\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(10),
      Q => Q(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(11),
      Q => Q(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(1),
      Q => Q(1)
    );
\gc0.count_d1_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(1),
      Q => \gc0.count_d1_reg[1]_rep_0\
    );
\gc0.count_d1_reg[1]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(1),
      Q => ADDRC(1)
    );
\gc0.count_d1_reg[1]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(1),
      Q => \gc0.count_d1_reg[5]_rep__1_0\(1)
    );
\gc0.count_d1_reg[1]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(1),
      Q => \gc0.count_d1_reg[5]_rep__2_0\(1)
    );
\gc0.count_d1_reg[1]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(1),
      Q => \gc0.count_d1_reg[5]_rep__3_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(2),
      Q => Q(2)
    );
\gc0.count_d1_reg[2]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(2),
      Q => \gc0.count_d1_reg[2]_rep_0\
    );
\gc0.count_d1_reg[2]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(2),
      Q => ADDRC(2)
    );
\gc0.count_d1_reg[2]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(2),
      Q => \gc0.count_d1_reg[5]_rep__1_0\(2)
    );
\gc0.count_d1_reg[2]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(2),
      Q => \gc0.count_d1_reg[5]_rep__2_0\(2)
    );
\gc0.count_d1_reg[2]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(2),
      Q => \gc0.count_d1_reg[5]_rep__3_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(3),
      Q => Q(3)
    );
\gc0.count_d1_reg[3]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(3),
      Q => \gc0.count_d1_reg[3]_rep_0\
    );
\gc0.count_d1_reg[3]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(3),
      Q => ADDRC(3)
    );
\gc0.count_d1_reg[3]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(3),
      Q => \gc0.count_d1_reg[5]_rep__1_0\(3)
    );
\gc0.count_d1_reg[3]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(3),
      Q => \gc0.count_d1_reg[5]_rep__2_0\(3)
    );
\gc0.count_d1_reg[3]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(3),
      Q => \gc0.count_d1_reg[5]_rep__3_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(4),
      Q => Q(4)
    );
\gc0.count_d1_reg[4]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(4),
      Q => \gc0.count_d1_reg[4]_rep_0\
    );
\gc0.count_d1_reg[4]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(4),
      Q => ADDRC(4)
    );
\gc0.count_d1_reg[4]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(4),
      Q => \gc0.count_d1_reg[5]_rep__1_0\(4)
    );
\gc0.count_d1_reg[4]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(4),
      Q => \gc0.count_d1_reg[5]_rep__2_0\(4)
    );
\gc0.count_d1_reg[4]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(4),
      Q => \gc0.count_d1_reg[5]_rep__3_0\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(5),
      Q => Q(5)
    );
\gc0.count_d1_reg[5]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(5),
      Q => \gc0.count_d1_reg[5]_rep_0\
    );
\gc0.count_d1_reg[5]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(5),
      Q => ADDRC(5)
    );
\gc0.count_d1_reg[5]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(5),
      Q => \gc0.count_d1_reg[5]_rep__1_0\(5)
    );
\gc0.count_d1_reg[5]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(5),
      Q => \gc0.count_d1_reg[5]_rep__2_0\(5)
    );
\gc0.count_d1_reg[5]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(5),
      Q => \gc0.count_d1_reg[5]_rep__3_0\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(6),
      Q => Q(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(7),
      Q => Q(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(8),
      Q => Q(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \^rd_pntr_plus1\(9),
      Q => Q(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      D => \gc0.count_reg[0]_i_1_n_7\,
      PRE => \gc0.count_reg[0]_0\,
      Q => \^rd_pntr_plus1\(0)
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^rd_pntr_plus1\(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^rd_pntr_plus1\(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^rd_pntr_plus1\(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^rd_pntr_plus1\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^rd_pntr_plus1\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^rd_pntr_plus1\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^rd_pntr_plus1\(4)
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^rd_pntr_plus1\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^rd_pntr_plus1\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^rd_pntr_plus1\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^rd_pntr_plus1\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^rd_pntr_plus1\(8)
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^rd_pntr_plus1\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gc0.count_d1_reg[0]_rep__3_0\,
      CLR => \gc0.count_reg[0]_0\,
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^rd_pntr_plus1\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_rd_dc_as is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \rd_dc_i_reg[11]_1\ : in STD_LOGIC
  );
end monitor_seu_fifo_rd_dc_as;

architecture STRUCTURE of monitor_seu_fifo_rd_dc_as is
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => WR_PNTR_RD(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => WR_PNTR_RD(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3 downto 0) => \rd_dc_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => WR_PNTR_RD(10 downto 8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3 downto 0) => \rd_dc_i_reg[11]_0\(3 downto 0)
    );
\rd_dc_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(0),
      Q => rd_data_count(0)
    );
\rd_dc_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(10),
      Q => rd_data_count(10)
    );
\rd_dc_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(11),
      Q => rd_data_count(11)
    );
\rd_dc_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(1),
      Q => rd_data_count(1)
    );
\rd_dc_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(2),
      Q => rd_data_count(2)
    );
\rd_dc_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(3),
      Q => rd_data_count(3)
    );
\rd_dc_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(4),
      Q => rd_data_count(4)
    );
\rd_dc_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(5),
      Q => rd_data_count(5)
    );
\rd_dc_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(6),
      Q => rd_data_count(6)
    );
\rd_dc_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(7),
      Q => rd_data_count(7)
    );
\rd_dc_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(8),
      Q => rd_data_count(8)
    );
\rd_dc_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \rd_dc_i_reg[11]_1\,
      D => minusOp(9),
      Q => rd_data_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_wr_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d2_reg[6]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_9\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_10\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_11\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_9\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_9\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_12\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_9\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_10\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_13\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_11\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_14\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_15\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_10\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]_rep__0_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[5]_rep__1_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]_rep__0_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]_rep__1_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]_rep__0_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]_rep__1_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_rep__0_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_rep__1_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[1]_rep__0_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[1]_rep__1_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[0]_rep__0_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[0]_rep__1_0\ : out STD_LOGIC;
    ram_wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[0]_rep__1_1\ : in STD_LOGIC;
    RAM_reg_1408_1471_0_2 : in STD_LOGIC;
    RAM_reg_3008_3071_0_2 : in STD_LOGIC
  );
end monitor_seu_fifo_wr_bin_cntr;

architecture STRUCTURE of monitor_seu_fifo_wr_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal RAM_reg_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_i_2_n_0 : STD_LOGIC;
  signal \gic0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RAM_reg_0_63_0_2_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of RAM_reg_128_191_0_2_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of RAM_reg_192_255_0_2_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of RAM_reg_3392_3455_0_2_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of RAM_reg_448_511_0_2_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of RAM_reg_64_127_0_2_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of RAM_reg_832_895_0_2_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of RAM_reg_896_959_0_2_i_2 : label is "soft_lutpair11";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[0]\ : label is "gic0.gc0.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[0]_rep\ : label is "gic0.gc0.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[0]_rep__0\ : label is "gic0.gc0.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[0]_rep__1\ : label is "gic0.gc0.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[1]\ : label is "gic0.gc0.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[1]_rep\ : label is "gic0.gc0.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[1]_rep__0\ : label is "gic0.gc0.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[1]_rep__1\ : label is "gic0.gc0.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[2]\ : label is "gic0.gc0.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[2]_rep\ : label is "gic0.gc0.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[2]_rep__0\ : label is "gic0.gc0.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[2]_rep__1\ : label is "gic0.gc0.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[3]\ : label is "gic0.gc0.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[3]_rep\ : label is "gic0.gc0.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[3]_rep__0\ : label is "gic0.gc0.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[3]_rep__1\ : label is "gic0.gc0.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[4]\ : label is "gic0.gc0.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[4]_rep\ : label is "gic0.gc0.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[4]_rep__0\ : label is "gic0.gc0.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[4]_rep__1\ : label is "gic0.gc0.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[5]\ : label is "gic0.gc0.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[5]_rep\ : label is "gic0.gc0.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[5]_rep__0\ : label is "gic0.gc0.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gic0.gc0.count_d2_reg[5]_rep__1\ : label is "gic0.gc0.count_d2_reg[5]";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gic0.gc0.count_d1_reg[11]_0\(11 downto 0) <= \^gic0.gc0.count_d1_reg[11]_0\(11 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[11]_4\
    );
RAM_reg_0_63_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => RAM_reg_0_63_0_2_i_2_n_0
    );
RAM_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[10]_2\
    );
RAM_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(6),
      I2 => ram_wr_en,
      I3 => RAM_reg_64_127_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_3\
    );
RAM_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(7),
      I2 => ram_wr_en,
      I3 => RAM_reg_128_191_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_4\
    );
RAM_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => ram_wr_en,
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_0\
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(11),
      I2 => ram_wr_en,
      I3 => RAM_reg_128_191_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_128_191_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      O => RAM_reg_128_191_0_2_i_2_n_0
    );
RAM_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => RAM_reg_1408_1471_0_2,
      O => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => RAM_reg_1408_1471_0_2,
      O => \gic0.gc0.count_d2_reg[6]_8\
    );
RAM_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => ram_wr_en,
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[9]_6\
    );
RAM_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[10]_1\
    );
RAM_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(11),
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => RAM_reg_1408_1471_0_2,
      O => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(11),
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => RAM_reg_1408_1471_0_2,
      O => \gic0.gc0.count_d2_reg[6]_5\
    );
RAM_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_wr_en,
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[8]_7\
    );
RAM_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(11),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => RAM_reg_1408_1471_0_2,
      O => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_wr_en,
      I2 => \^q\(11),
      I3 => RAM_reg_832_895_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[7]_8\
    );
RAM_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_wr_en,
      I2 => \^q\(11),
      I3 => RAM_reg_896_959_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[6]_11\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => ram_wr_en,
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => RAM_reg_192_255_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => RAM_reg_192_255_0_2_i_2_n_0
    );
RAM_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => ram_wr_en,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_8\
    );
RAM_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[11]_3\
    );
RAM_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(6),
      I2 => ram_wr_en,
      I3 => RAM_reg_64_127_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[11]_5\
    );
RAM_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(7),
      I2 => ram_wr_en,
      I3 => RAM_reg_128_191_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[11]_6\
    );
RAM_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(8),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[11]_0\
    );
RAM_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[7]_6\
    );
RAM_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[6]_9\
    );
RAM_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => ram_wr_en,
      I2 => \^q\(10),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(8),
      I5 => \^q\(11),
      O => \gic0.gc0.count_d2_reg[9]_7\
    );
RAM_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(9),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[11]_1\
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(11),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(10),
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(10),
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[6]_6\
    );
RAM_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_wr_en,
      I2 => \^q\(10),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(11),
      O => \gic0.gc0.count_d2_reg[8]_8\
    );
RAM_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(10),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[6]_1\
    );
RAM_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_wr_en,
      I2 => \^q\(10),
      I3 => RAM_reg_832_895_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(11),
      O => \gic0.gc0.count_d2_reg[7]_9\
    );
RAM_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_wr_en,
      I2 => \^q\(10),
      I3 => RAM_reg_896_959_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(11),
      O => \gic0.gc0.count_d2_reg[6]_12\
    );
RAM_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2,
      I1 => \^q\(10),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_9\
    );
RAM_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[11]_2\
    );
RAM_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^q\(6),
      I4 => \^q\(10),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^q\(7),
      I4 => \^q\(10),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[6]_7\
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => ram_wr_en,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => RAM_reg_192_255_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_wr_en,
      I2 => \^q\(9),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \gic0.gc0.count_d2_reg[8]_9\
    );
RAM_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[6]_2\
    );
RAM_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_wr_en,
      I2 => \^q\(9),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => RAM_reg_3392_3455_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[7]_10\
    );
RAM_reg_3392_3455_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => RAM_reg_3392_3455_0_2_i_2_n_0
    );
RAM_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_wr_en,
      I2 => \^q\(9),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => RAM_reg_3392_3455_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[6]_13\
    );
RAM_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2,
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[9]_5\
    );
RAM_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => RAM_reg_3008_3071_0_2,
      O => \gic0.gc0.count_d2_reg[6]_3\
    );
RAM_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_wr_en,
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => RAM_reg_3392_3455_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[7]_11\
    );
RAM_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_wr_en,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => RAM_reg_3392_3455_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[6]_14\
    );
RAM_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2,
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[8]_6\
    );
RAM_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_wr_en,
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => RAM_reg_3392_3455_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[6]_15\
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => ram_wr_en,
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => RAM_reg_192_255_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[8]_4\
    );
RAM_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[7]_7\
    );
RAM_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2,
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[6]_10\
    );
RAM_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => ram_wr_en,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_10\
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => ram_wr_en,
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[9]_4\
    );
RAM_reg_448_511_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => RAM_reg_448_511_0_2_i_2_n_0
    );
RAM_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(11),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => ram_wr_en,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => RAM_reg_192_255_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[9]_2\
    );
RAM_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => ram_wr_en,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => RAM_reg_192_255_0_2_i_2_n_0,
      O => \gic0.gc0.count_d2_reg[9]_3\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(11),
      I2 => ram_wr_en,
      I3 => RAM_reg_64_127_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[6]_4\
    );
RAM_reg_64_127_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => RAM_reg_64_127_0_2_i_2_n_0
    );
RAM_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => ram_wr_en,
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[8]_5\
    );
RAM_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => ram_wr_en,
      I3 => RAM_reg_0_63_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gic0.gc0.count_d2_reg[9]_1\
    );
RAM_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(7),
      I2 => \^q\(11),
      I3 => RAM_reg_832_895_0_2_i_2_n_0,
      I4 => ram_wr_en,
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_5\
    );
RAM_reg_832_895_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      O => RAM_reg_832_895_0_2_i_2_n_0
    );
RAM_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(6),
      I2 => \^q\(11),
      I3 => RAM_reg_896_959_0_2_i_2_n_0,
      I4 => ram_wr_en,
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_6\
    );
RAM_reg_896_959_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => RAM_reg_896_959_0_2_i_2_n_0
    );
RAM_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => ram_wr_en,
      I2 => \^q\(11),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \gic0.gc0.count_d2_reg[10]_7\
    );
\gic0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gic0.gc0.count[0]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(0),
      PRE => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      Q => \^gic0.gc0.count_d1_reg[11]_0\(0)
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(10),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(10)
    );
\gic0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(11),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(11)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(1),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(2),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(3),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(4),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(5),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(6),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(7),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(8),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^d\(9),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d2_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(0),
      Q => ADDRD(0)
    );
\gic0.gc0.count_d2_reg[0]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(0),
      Q => \gic0.gc0.count_d2_reg[0]_rep__0_0\
    );
\gic0.gc0.count_d2_reg[0]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(0),
      Q => \gic0.gc0.count_d2_reg[0]_rep__1_0\
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(10),
      Q => \^q\(10)
    );
\gic0.gc0.count_d2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(11),
      Q => \^q\(11)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d2_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(1),
      Q => ADDRD(1)
    );
\gic0.gc0.count_d2_reg[1]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(1),
      Q => \gic0.gc0.count_d2_reg[1]_rep__0_0\
    );
\gic0.gc0.count_d2_reg[1]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(1),
      Q => \gic0.gc0.count_d2_reg[1]_rep__1_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d2_reg[2]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(2),
      Q => ADDRD(2)
    );
\gic0.gc0.count_d2_reg[2]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(2),
      Q => \gic0.gc0.count_d2_reg[2]_rep__0_0\
    );
\gic0.gc0.count_d2_reg[2]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(2),
      Q => \gic0.gc0.count_d2_reg[2]_rep__1_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d2_reg[3]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(3),
      Q => ADDRD(3)
    );
\gic0.gc0.count_d2_reg[3]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(3),
      Q => \gic0.gc0.count_d2_reg[3]_rep__0_0\
    );
\gic0.gc0.count_d2_reg[3]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(3),
      Q => \gic0.gc0.count_d2_reg[3]_rep__1_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d2_reg[4]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(4),
      Q => ADDRD(4)
    );
\gic0.gc0.count_d2_reg[4]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(4),
      Q => \gic0.gc0.count_d2_reg[4]_rep__0_0\
    );
\gic0.gc0.count_d2_reg[4]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(4),
      Q => \gic0.gc0.count_d2_reg[4]_rep__1_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[5]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(5),
      Q => ADDRD(5)
    );
\gic0.gc0.count_d2_reg[5]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(5),
      Q => \gic0.gc0.count_d2_reg[5]_rep__0_0\
    );
\gic0.gc0.count_d2_reg[5]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(5),
      Q => \gic0.gc0.count_d2_reg[5]_rep__1_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(8),
      Q => \^q\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \^gic0.gc0.count_d1_reg[11]_0\(9),
      Q => \^q\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0)
    );
\gic0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gic0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gic0.gc0.count[0]_i_2_n_0\
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\gic0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_6\,
      PRE => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      Q => \^d\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\gic0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\gic0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gic0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      CLR => \gic0.gc0.count_d2_reg[0]_rep__1_1\,
      D => \gic0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_clk_x_pntrs is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dest_out_bin_ff_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC
  );
end monitor_seu_fifo_clk_x_pntrs;

architecture STRUCTURE of monitor_seu_fifo_clk_x_pntrs is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 12;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 12;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(11 downto 0) <= \^wr_pntr_rd\(11 downto 0);
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \dest_out_bin_ff_reg[7]\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[7]\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[7]\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[7]\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(11),
      I1 => Q(11),
      O => \dest_out_bin_ff_reg[11]\(3)
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(10),
      I1 => Q(10),
      O => \dest_out_bin_ff_reg[11]\(2)
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(9),
      I1 => Q(9),
      O => \dest_out_bin_ff_reg[11]\(1)
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[11]\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
rd_pntr_cdc_inst: entity work.monitor_seu_fifo_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(11 downto 0) => RD_PNTR_WR(11 downto 0),
      src_clk => rd_clk,
      src_in_bin(11 downto 0) => Q(11 downto 0)
    );
wr_pntr_cdc_inst: entity work.\monitor_seu_fifo_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(11 downto 0) => \^wr_pntr_rd\(11 downto 0),
      src_clk => wr_clk,
      src_in_bin(11 downto 0) => \src_gray_ff_reg[11]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i[2]_i_26\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[2]_i_26_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_26_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_26_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_27_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_28_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_29_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_22_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_23_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_24_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_25_3\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_18\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[2]_i_18_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_18_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_18_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_19_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_20_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_21_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_14_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_15_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_1\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_16_2\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_17\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_17_0\ : in STD_LOGIC;
    \gpr1.dout_i[2]_i_17_1\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17\ : in STD_LOGIC;
    \gpr1.dout_i[5]_i_25\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[5]_i_17\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[6]_i_17_0\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_1\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_2\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_3\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_4\ : in STD_LOGIC;
    \gpr1.dout_i[6]_i_17_5\ : in STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gpr1.dout_i[7]_i_18\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_0\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_1\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_2\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_3\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_4\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_5\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_6\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_7\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_8\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_9\ : in STD_LOGIC;
    \gpr1.dout_i[7]_i_18_10\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end monitor_seu_fifo_memory;

architecture STRUCTURE of monitor_seu_fifo_memory is
begin
\gdm.dm_gen.dm\: entity work.monitor_seu_fifo_dmem
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      AR(0) => AR(0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gpr1.dout_i[2]_i_14_0\ => \gpr1.dout_i[2]_i_14\,
      \gpr1.dout_i[2]_i_14_1\ => \gpr1.dout_i[2]_i_14_0\,
      \gpr1.dout_i[2]_i_14_2\ => \gpr1.dout_i[2]_i_14_1\,
      \gpr1.dout_i[2]_i_14_3\ => \gpr1.dout_i[2]_i_14_2\,
      \gpr1.dout_i[2]_i_15_0\ => \gpr1.dout_i[2]_i_15\,
      \gpr1.dout_i[2]_i_15_1\ => \gpr1.dout_i[2]_i_15_0\,
      \gpr1.dout_i[2]_i_15_2\ => \gpr1.dout_i[2]_i_15_1\,
      \gpr1.dout_i[2]_i_15_3\ => \gpr1.dout_i[2]_i_15_2\,
      \gpr1.dout_i[2]_i_16_0\ => \gpr1.dout_i[2]_i_16\,
      \gpr1.dout_i[2]_i_16_1\ => \gpr1.dout_i[2]_i_16_0\,
      \gpr1.dout_i[2]_i_16_2\ => \gpr1.dout_i[2]_i_16_1\,
      \gpr1.dout_i[2]_i_16_3\ => \gpr1.dout_i[2]_i_16_2\,
      \gpr1.dout_i[2]_i_17_0\ => \gpr1.dout_i[2]_i_17\,
      \gpr1.dout_i[2]_i_17_1\ => \gpr1.dout_i[2]_i_17_0\,
      \gpr1.dout_i[2]_i_17_2\ => \gpr1.dout_i[2]_i_17_1\,
      \gpr1.dout_i[2]_i_18_0\ => \gpr1.dout_i[2]_i_18\,
      \gpr1.dout_i[2]_i_18_1\ => \gpr1.dout_i[2]_i_18_0\,
      \gpr1.dout_i[2]_i_18_2\ => \gpr1.dout_i[2]_i_18_1\,
      \gpr1.dout_i[2]_i_18_3\ => \gpr1.dout_i[2]_i_18_2\,
      \gpr1.dout_i[2]_i_19_0\ => \gpr1.dout_i[2]_i_19\,
      \gpr1.dout_i[2]_i_19_1\ => \gpr1.dout_i[2]_i_19_0\,
      \gpr1.dout_i[2]_i_19_2\ => \gpr1.dout_i[2]_i_19_1\,
      \gpr1.dout_i[2]_i_19_3\ => \gpr1.dout_i[2]_i_19_2\,
      \gpr1.dout_i[2]_i_20_0\ => \gpr1.dout_i[2]_i_20\,
      \gpr1.dout_i[2]_i_20_1\ => \gpr1.dout_i[2]_i_20_0\,
      \gpr1.dout_i[2]_i_20_2\ => \gpr1.dout_i[2]_i_20_1\,
      \gpr1.dout_i[2]_i_20_3\ => \gpr1.dout_i[2]_i_20_2\,
      \gpr1.dout_i[2]_i_21_0\ => \gpr1.dout_i[2]_i_21\,
      \gpr1.dout_i[2]_i_21_1\ => \gpr1.dout_i[2]_i_21_0\,
      \gpr1.dout_i[2]_i_21_2\ => \gpr1.dout_i[2]_i_21_1\,
      \gpr1.dout_i[2]_i_21_3\ => \gpr1.dout_i[2]_i_21_2\,
      \gpr1.dout_i[2]_i_22_0\ => \gpr1.dout_i[2]_i_22\,
      \gpr1.dout_i[2]_i_22_1\ => \gpr1.dout_i[2]_i_22_0\,
      \gpr1.dout_i[2]_i_22_2\ => \gpr1.dout_i[2]_i_22_1\,
      \gpr1.dout_i[2]_i_22_3\ => \gpr1.dout_i[2]_i_22_2\,
      \gpr1.dout_i[2]_i_23_0\ => \gpr1.dout_i[2]_i_23\,
      \gpr1.dout_i[2]_i_23_1\ => \gpr1.dout_i[2]_i_23_0\,
      \gpr1.dout_i[2]_i_23_2\ => \gpr1.dout_i[2]_i_23_1\,
      \gpr1.dout_i[2]_i_23_3\ => \gpr1.dout_i[2]_i_23_2\,
      \gpr1.dout_i[2]_i_24_0\ => \gpr1.dout_i[2]_i_24\,
      \gpr1.dout_i[2]_i_24_1\ => \gpr1.dout_i[2]_i_24_0\,
      \gpr1.dout_i[2]_i_24_2\ => \gpr1.dout_i[2]_i_24_1\,
      \gpr1.dout_i[2]_i_24_3\ => \gpr1.dout_i[2]_i_24_2\,
      \gpr1.dout_i[2]_i_25_0\(5 downto 0) => \gpr1.dout_i[2]_i_25\(5 downto 0),
      \gpr1.dout_i[2]_i_25_1\ => \gpr1.dout_i[2]_i_25_0\,
      \gpr1.dout_i[2]_i_25_2\ => \gpr1.dout_i[2]_i_25_1\,
      \gpr1.dout_i[2]_i_25_3\ => \gpr1.dout_i[2]_i_25_2\,
      \gpr1.dout_i[2]_i_25_4\ => \gpr1.dout_i[2]_i_25_3\,
      \gpr1.dout_i[2]_i_26_0\ => \gpr1.dout_i[2]_i_26\,
      \gpr1.dout_i[2]_i_26_1\ => \gpr1.dout_i[2]_i_26_0\,
      \gpr1.dout_i[2]_i_26_2\ => \gpr1.dout_i[2]_i_26_1\,
      \gpr1.dout_i[2]_i_26_3\ => \gpr1.dout_i[2]_i_26_2\,
      \gpr1.dout_i[2]_i_27_0\ => \gpr1.dout_i[2]_i_27\,
      \gpr1.dout_i[2]_i_27_1\ => \gpr1.dout_i[2]_i_27_0\,
      \gpr1.dout_i[2]_i_27_2\ => \gpr1.dout_i[2]_i_27_1\,
      \gpr1.dout_i[2]_i_27_3\ => \gpr1.dout_i[2]_i_27_2\,
      \gpr1.dout_i[2]_i_28_0\ => \gpr1.dout_i[2]_i_28\,
      \gpr1.dout_i[2]_i_28_1\ => \gpr1.dout_i[2]_i_28_0\,
      \gpr1.dout_i[2]_i_28_2\ => \gpr1.dout_i[2]_i_28_1\,
      \gpr1.dout_i[2]_i_28_3\ => \gpr1.dout_i[2]_i_28_2\,
      \gpr1.dout_i[2]_i_29_0\ => \gpr1.dout_i[2]_i_29\,
      \gpr1.dout_i[2]_i_29_1\ => \gpr1.dout_i[2]_i_29_0\,
      \gpr1.dout_i[2]_i_29_2\ => \gpr1.dout_i[2]_i_29_1\,
      \gpr1.dout_i[2]_i_29_3\ => \gpr1.dout_i[2]_i_29_2\,
      \gpr1.dout_i[5]_i_17_0\(5 downto 0) => \gpr1.dout_i[5]_i_17\(5 downto 0),
      \gpr1.dout_i[5]_i_25_0\(5 downto 0) => \gpr1.dout_i[5]_i_25\(5 downto 0),
      \gpr1.dout_i[6]_i_17_0\ => \gpr1.dout_i[6]_i_17\,
      \gpr1.dout_i[6]_i_17_1\ => \gpr1.dout_i[6]_i_17_0\,
      \gpr1.dout_i[6]_i_17_2\ => \gpr1.dout_i[6]_i_17_1\,
      \gpr1.dout_i[6]_i_17_3\ => \gpr1.dout_i[6]_i_17_2\,
      \gpr1.dout_i[6]_i_17_4\ => \gpr1.dout_i[6]_i_17_3\,
      \gpr1.dout_i[6]_i_17_5\ => \gpr1.dout_i[6]_i_17_4\,
      \gpr1.dout_i[6]_i_17_6\ => \gpr1.dout_i[6]_i_17_5\,
      \gpr1.dout_i[7]_i_18_0\ => \gpr1.dout_i[7]_i_18\,
      \gpr1.dout_i[7]_i_18_1\ => \gpr1.dout_i[7]_i_18_0\,
      \gpr1.dout_i[7]_i_18_10\ => \gpr1.dout_i[7]_i_18_9\,
      \gpr1.dout_i[7]_i_18_11\ => \gpr1.dout_i[7]_i_18_10\,
      \gpr1.dout_i[7]_i_18_2\ => \gpr1.dout_i[7]_i_18_1\,
      \gpr1.dout_i[7]_i_18_3\ => \gpr1.dout_i[7]_i_18_2\,
      \gpr1.dout_i[7]_i_18_4\ => \gpr1.dout_i[7]_i_18_3\,
      \gpr1.dout_i[7]_i_18_5\ => \gpr1.dout_i[7]_i_18_4\,
      \gpr1.dout_i[7]_i_18_6\ => \gpr1.dout_i[7]_i_18_5\,
      \gpr1.dout_i[7]_i_18_7\ => \gpr1.dout_i[7]_i_18_6\,
      \gpr1.dout_i[7]_i_18_8\ => \gpr1.dout_i[7]_i_18_7\,
      \gpr1.dout_i[7]_i_18_9\ => \gpr1.dout_i[7]_i_18_8\,
      \gpr1.dout_i_reg[7]_0\(11 downto 0) => \gpr1.dout_i_reg[7]\(11 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    rd_en_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_pntr_plus1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end monitor_seu_fifo_rd_status_flags_as;

architecture STRUCTURE of monitor_seu_fifo_rd_status_flags_as is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i0_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
c0: entity work.monitor_seu_fifo_compare_1
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp0 => comp0
    );
c1: entity work.monitor_seu_fifo_compare_2
     port map (
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp1 => comp1,
      rd_pntr_plus1(11 downto 0) => rd_pntr_plus1(11 downto 0)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => rd_en_0
    );
ram_empty_fb_i0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => comp1,
      O => ram_empty_fb_i0_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i0_n_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i0_n_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_reset_blk_ramfifo is
  port (
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end monitor_seu_fifo_reset_blk_ramfifo;

architecture STRUCTURE of monitor_seu_fifo_reset_blk_ramfifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d2;
  wr_rst_busy <= \^wr_rst_busy\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^wr_rst_busy\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.monitor_seu_fifo_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ar\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.monitor_seu_fifo_xpm_cdc_single
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\monitor_seu_fifo_xpm_cdc_single__2\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\monitor_seu_fifo_xpm_cdc_async_rst__1\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    ram_wr_en : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gmux.gm[5].gms.ms\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end monitor_seu_fifo_wr_status_flags_as;

architecture STRUCTURE of monitor_seu_fifo_wr_status_flags_as is
  signal \/i__n_0\ : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => ram_full_fb_i,
      I2 => wr_en,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_2,
      O => \/i__n_0\
    );
RAM_reg_1344_1407_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      O => ram_full_fb_i_reg_0
    );
RAM_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(1),
      O => ram_full_fb_i_reg_1
    );
c1: entity work.monitor_seu_fifo_compare
     port map (
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp1 => comp1,
      \gmux.gm[5].gms.ms_0\(11 downto 0) => \gmux.gm[5].gms.ms\(11 downto 0)
    );
c2: entity work.monitor_seu_fifo_compare_0
     port map (
      D(11 downto 0) => D(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp2 => comp2
    );
\gic0.gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_wr_en
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \/i__n_0\,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \/i__n_0\,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_rd_logic is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    \gc0.count_d1_reg[5]_rep\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__3\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[4]_rep\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]_rep\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_rep\ : out STD_LOGIC;
    \gc0.count_d1_reg[1]_rep\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_rep\ : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_reg[0]\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end monitor_seu_fifo_rd_logic;

architecture STRUCTURE of monitor_seu_fifo_rd_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\gras.grdc1.rdc\: entity work.monitor_seu_fifo_rd_dc_as
     port map (
      S(3 downto 0) => S(3 downto 0),
      WR_PNTR_RD(10 downto 0) => WR_PNTR_RD(10 downto 0),
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      \rd_dc_i_reg[11]_0\(3 downto 0) => \rd_dc_i_reg[11]\(3 downto 0),
      \rd_dc_i_reg[11]_1\ => \gc0.count_reg[0]\,
      \rd_dc_i_reg[7]_0\(3 downto 0) => \rd_dc_i_reg[7]\(3 downto 0)
    );
\gras.rsts\: entity work.monitor_seu_fifo_rd_status_flags_as
     port map (
      Q(11 downto 0) => \^q\(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      empty => empty,
      ram_empty_fb_i_reg_0 => \gc0.count_reg[0]\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_en_0 => \^ram_rd_en_i\,
      rd_pntr_plus1(11 downto 0) => rd_pntr_plus1(11 downto 0)
    );
rpntr: entity work.monitor_seu_fifo_rd_bin_cntr
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      \gc0.count_d1_reg[0]_rep_0\ => \gc0.count_d1_reg[0]_rep\,
      \gc0.count_d1_reg[0]_rep__3_0\ => \^ram_rd_en_i\,
      \gc0.count_d1_reg[1]_rep_0\ => \gc0.count_d1_reg[1]_rep\,
      \gc0.count_d1_reg[2]_rep_0\ => \gc0.count_d1_reg[2]_rep\,
      \gc0.count_d1_reg[3]_rep_0\ => \gc0.count_d1_reg[3]_rep\,
      \gc0.count_d1_reg[4]_rep_0\ => \gc0.count_d1_reg[4]_rep\,
      \gc0.count_d1_reg[5]_rep_0\ => \gc0.count_d1_reg[5]_rep\,
      \gc0.count_d1_reg[5]_rep__1_0\(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      \gc0.count_d1_reg[5]_rep__2_0\(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      \gc0.count_d1_reg[5]_rep__3_0\(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      \gc0.count_reg[0]_0\ => \gc0.count_reg[0]\,
      rd_clk => rd_clk,
      rd_pntr_plus1(11 downto 0) => rd_pntr_plus1(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_wr_logic is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d2_reg[6]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_2\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[11]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_3\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_4\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_5\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_9\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_10\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_6\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_7\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_11\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_8\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_9\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_12\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_10\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_13\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_14\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[10]_9\ : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]_rep__0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[5]_rep__1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]_rep__0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]_rep__1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]_rep__0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]_rep__1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_rep__0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_rep__1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[1]_rep__0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[1]_rep__1\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[0]_rep__0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[0]_rep__1\ : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[0]_rep__1_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end monitor_seu_fifo_wr_logic;

architecture STRUCTURE of monitor_seu_fifo_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gwas.wsts\: entity work.monitor_seu_fifo_wr_status_flags_as
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(1 downto 0) => \^q\(11 downto 10),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      full => full,
      \gmux.gm[5].gms.ms\(11 downto 0) => wr_pntr_plus1(11 downto 0),
      \out\ => \out\,
      ram_full_fb_i_reg_0 => \gwas.wsts_n_1\,
      ram_full_fb_i_reg_1 => \gwas.wsts_n_2\,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg,
      ram_wr_en => ram_wr_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.monitor_seu_fifo_wr_bin_cntr
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      RAM_reg_1408_1471_0_2 => \gwas.wsts_n_1\,
      RAM_reg_3008_3071_0_2 => \gwas.wsts_n_2\,
      \gic0.gc0.count_d1_reg[11]_0\(11 downto 0) => wr_pntr_plus1(11 downto 0),
      \gic0.gc0.count_d2_reg[0]_rep__0_0\ => \gic0.gc0.count_d2_reg[0]_rep__0\,
      \gic0.gc0.count_d2_reg[0]_rep__1_0\ => \gic0.gc0.count_d2_reg[0]_rep__1\,
      \gic0.gc0.count_d2_reg[0]_rep__1_1\ => \gic0.gc0.count_d2_reg[0]_rep__1_0\,
      \gic0.gc0.count_d2_reg[10]_0\ => \gic0.gc0.count_d2_reg[10]\,
      \gic0.gc0.count_d2_reg[10]_1\ => \gic0.gc0.count_d2_reg[10]_0\,
      \gic0.gc0.count_d2_reg[10]_10\ => \gic0.gc0.count_d2_reg[10]_9\,
      \gic0.gc0.count_d2_reg[10]_2\ => \gic0.gc0.count_d2_reg[10]_1\,
      \gic0.gc0.count_d2_reg[10]_3\ => \gic0.gc0.count_d2_reg[10]_2\,
      \gic0.gc0.count_d2_reg[10]_4\ => \gic0.gc0.count_d2_reg[10]_3\,
      \gic0.gc0.count_d2_reg[10]_5\ => \gic0.gc0.count_d2_reg[10]_4\,
      \gic0.gc0.count_d2_reg[10]_6\ => \gic0.gc0.count_d2_reg[10]_5\,
      \gic0.gc0.count_d2_reg[10]_7\ => \gic0.gc0.count_d2_reg[10]_6\,
      \gic0.gc0.count_d2_reg[10]_8\ => \gic0.gc0.count_d2_reg[10]_7\,
      \gic0.gc0.count_d2_reg[10]_9\ => \gic0.gc0.count_d2_reg[10]_8\,
      \gic0.gc0.count_d2_reg[11]_0\ => \gic0.gc0.count_d2_reg[11]\,
      \gic0.gc0.count_d2_reg[11]_1\ => \gic0.gc0.count_d2_reg[11]_0\,
      \gic0.gc0.count_d2_reg[11]_2\ => \gic0.gc0.count_d2_reg[11]_1\,
      \gic0.gc0.count_d2_reg[11]_3\ => \gic0.gc0.count_d2_reg[11]_2\,
      \gic0.gc0.count_d2_reg[11]_4\ => \gic0.gc0.count_d2_reg[11]_3\,
      \gic0.gc0.count_d2_reg[11]_5\ => \gic0.gc0.count_d2_reg[11]_4\,
      \gic0.gc0.count_d2_reg[11]_6\ => \gic0.gc0.count_d2_reg[11]_5\,
      \gic0.gc0.count_d2_reg[1]_rep__0_0\ => \gic0.gc0.count_d2_reg[1]_rep__0\,
      \gic0.gc0.count_d2_reg[1]_rep__1_0\ => \gic0.gc0.count_d2_reg[1]_rep__1\,
      \gic0.gc0.count_d2_reg[2]_rep__0_0\ => \gic0.gc0.count_d2_reg[2]_rep__0\,
      \gic0.gc0.count_d2_reg[2]_rep__1_0\ => \gic0.gc0.count_d2_reg[2]_rep__1\,
      \gic0.gc0.count_d2_reg[3]_rep__0_0\ => \gic0.gc0.count_d2_reg[3]_rep__0\,
      \gic0.gc0.count_d2_reg[3]_rep__1_0\ => \gic0.gc0.count_d2_reg[3]_rep__1\,
      \gic0.gc0.count_d2_reg[4]_rep__0_0\ => \gic0.gc0.count_d2_reg[4]_rep__0\,
      \gic0.gc0.count_d2_reg[4]_rep__1_0\ => \gic0.gc0.count_d2_reg[4]_rep__1\,
      \gic0.gc0.count_d2_reg[5]_rep__0_0\ => \gic0.gc0.count_d2_reg[5]_rep__0\,
      \gic0.gc0.count_d2_reg[5]_rep__1_0\ => \gic0.gc0.count_d2_reg[5]_rep__1\,
      \gic0.gc0.count_d2_reg[6]_0\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[6]_1\ => \gic0.gc0.count_d2_reg[6]_0\,
      \gic0.gc0.count_d2_reg[6]_10\ => \gic0.gc0.count_d2_reg[6]_9\,
      \gic0.gc0.count_d2_reg[6]_11\ => \gic0.gc0.count_d2_reg[6]_10\,
      \gic0.gc0.count_d2_reg[6]_12\ => \gic0.gc0.count_d2_reg[6]_11\,
      \gic0.gc0.count_d2_reg[6]_13\ => \gic0.gc0.count_d2_reg[6]_12\,
      \gic0.gc0.count_d2_reg[6]_14\ => \gic0.gc0.count_d2_reg[6]_13\,
      \gic0.gc0.count_d2_reg[6]_15\ => \gic0.gc0.count_d2_reg[6]_14\,
      \gic0.gc0.count_d2_reg[6]_2\ => \gic0.gc0.count_d2_reg[6]_1\,
      \gic0.gc0.count_d2_reg[6]_3\ => \gic0.gc0.count_d2_reg[6]_2\,
      \gic0.gc0.count_d2_reg[6]_4\ => \gic0.gc0.count_d2_reg[6]_3\,
      \gic0.gc0.count_d2_reg[6]_5\ => \gic0.gc0.count_d2_reg[6]_4\,
      \gic0.gc0.count_d2_reg[6]_6\ => \gic0.gc0.count_d2_reg[6]_5\,
      \gic0.gc0.count_d2_reg[6]_7\ => \gic0.gc0.count_d2_reg[6]_6\,
      \gic0.gc0.count_d2_reg[6]_8\ => \gic0.gc0.count_d2_reg[6]_7\,
      \gic0.gc0.count_d2_reg[6]_9\ => \gic0.gc0.count_d2_reg[6]_8\,
      \gic0.gc0.count_d2_reg[7]_0\ => \gic0.gc0.count_d2_reg[7]\,
      \gic0.gc0.count_d2_reg[7]_1\ => \gic0.gc0.count_d2_reg[7]_0\,
      \gic0.gc0.count_d2_reg[7]_10\ => \gic0.gc0.count_d2_reg[7]_9\,
      \gic0.gc0.count_d2_reg[7]_11\ => \gic0.gc0.count_d2_reg[7]_10\,
      \gic0.gc0.count_d2_reg[7]_2\ => \gic0.gc0.count_d2_reg[7]_1\,
      \gic0.gc0.count_d2_reg[7]_3\ => \gic0.gc0.count_d2_reg[7]_2\,
      \gic0.gc0.count_d2_reg[7]_4\ => \gic0.gc0.count_d2_reg[7]_3\,
      \gic0.gc0.count_d2_reg[7]_5\ => \gic0.gc0.count_d2_reg[7]_4\,
      \gic0.gc0.count_d2_reg[7]_6\ => \gic0.gc0.count_d2_reg[7]_5\,
      \gic0.gc0.count_d2_reg[7]_7\ => \gic0.gc0.count_d2_reg[7]_6\,
      \gic0.gc0.count_d2_reg[7]_8\ => \gic0.gc0.count_d2_reg[7]_7\,
      \gic0.gc0.count_d2_reg[7]_9\ => \gic0.gc0.count_d2_reg[7]_8\,
      \gic0.gc0.count_d2_reg[8]_0\ => \gic0.gc0.count_d2_reg[8]\,
      \gic0.gc0.count_d2_reg[8]_1\ => \gic0.gc0.count_d2_reg[8]_0\,
      \gic0.gc0.count_d2_reg[8]_2\ => \gic0.gc0.count_d2_reg[8]_1\,
      \gic0.gc0.count_d2_reg[8]_3\ => \gic0.gc0.count_d2_reg[8]_2\,
      \gic0.gc0.count_d2_reg[8]_4\ => \gic0.gc0.count_d2_reg[8]_3\,
      \gic0.gc0.count_d2_reg[8]_5\ => \gic0.gc0.count_d2_reg[8]_4\,
      \gic0.gc0.count_d2_reg[8]_6\ => \gic0.gc0.count_d2_reg[8]_5\,
      \gic0.gc0.count_d2_reg[8]_7\ => \gic0.gc0.count_d2_reg[8]_6\,
      \gic0.gc0.count_d2_reg[8]_8\ => \gic0.gc0.count_d2_reg[8]_7\,
      \gic0.gc0.count_d2_reg[8]_9\ => \gic0.gc0.count_d2_reg[8]_8\,
      \gic0.gc0.count_d2_reg[9]_0\ => \gic0.gc0.count_d2_reg[9]\,
      \gic0.gc0.count_d2_reg[9]_1\ => \gic0.gc0.count_d2_reg[9]_0\,
      \gic0.gc0.count_d2_reg[9]_2\ => \gic0.gc0.count_d2_reg[9]_1\,
      \gic0.gc0.count_d2_reg[9]_3\ => \gic0.gc0.count_d2_reg[9]_2\,
      \gic0.gc0.count_d2_reg[9]_4\ => \gic0.gc0.count_d2_reg[9]_3\,
      \gic0.gc0.count_d2_reg[9]_5\ => \gic0.gc0.count_d2_reg[9]_4\,
      \gic0.gc0.count_d2_reg[9]_6\ => \gic0.gc0.count_d2_reg[9]_5\,
      \gic0.gc0.count_d2_reg[9]_7\ => \gic0.gc0.count_d2_reg[9]_6\,
      ram_wr_en => ram_wr_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_fifo_generator_ramfifo is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end monitor_seu_fifo_fifo_generator_ramfifo;

architecture STRUCTURE of monitor_seu_fifo_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_44\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_49\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_50\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_51\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_52\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_53\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_54\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_55\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_56\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_57\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_58\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_59\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_60\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_61\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_62\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_63\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_64\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_65\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_66\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_67\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_68\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_69\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_70\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_71\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_72\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_73\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_74\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_75\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_76\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_77\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_78\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_79\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_80\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_81\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_82\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_83\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_84\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_85\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_86\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_87\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_88\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_89\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_90\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_91\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_92\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_93\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_94\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.monitor_seu_fifo_clk_x_pntrs
     port map (
      Q(11 downto 0) => rd_pntr(11 downto 0),
      RD_PNTR_WR(11 downto 0) => rd_pntr_wr(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(11 downto 0) => wr_pntr_rd(11 downto 0),
      \dest_out_bin_ff_reg[11]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \dest_out_bin_ff_reg[11]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \dest_out_bin_ff_reg[11]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \dest_out_bin_ff_reg[11]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \dest_out_bin_ff_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \dest_out_bin_ff_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \dest_out_bin_ff_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \dest_out_bin_ff_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      rd_clk => rd_clk,
      \src_gray_ff_reg[11]\(11 downto 0) => wr_pntr(11 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.monitor_seu_fifo_rd_logic
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_20\,
      Q(11 downto 0) => rd_pntr(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(11 downto 0) => wr_pntr_rd(11 downto 0),
      empty => empty,
      \gc0.count_d1_reg[0]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_43\,
      \gc0.count_d1_reg[1]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_42\,
      \gc0.count_d1_reg[2]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_41\,
      \gc0.count_d1_reg[3]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gc0.count_d1_reg[4]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gc0.count_d1_reg[5]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_14\,
      \gc0.count_d1_reg[5]_rep__1\(5) => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_d1_reg[5]_rep__1\(4) => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_d1_reg[5]_rep__1\(3) => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gc0.count_d1_reg[5]_rep__1\(2) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gc0.count_d1_reg[5]_rep__1\(1) => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gc0.count_d1_reg[5]_rep__1\(0) => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gc0.count_d1_reg[5]_rep__2\(5) => \gntv_or_sync_fifo.gl0.rd_n_27\,
      \gc0.count_d1_reg[5]_rep__2\(4) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      \gc0.count_d1_reg[5]_rep__2\(3) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      \gc0.count_d1_reg[5]_rep__2\(2) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      \gc0.count_d1_reg[5]_rep__2\(1) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gc0.count_d1_reg[5]_rep__2\(0) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gc0.count_d1_reg[5]_rep__3\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gc0.count_d1_reg[5]_rep__3\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gc0.count_d1_reg[5]_rep__3\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc0.count_d1_reg[5]_rep__3\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc0.count_d1_reg[5]_rep__3\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc0.count_d1_reg[5]_rep__3\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc0.count_reg[0]\ => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      \rd_dc_i_reg[11]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \rd_dc_i_reg[11]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \rd_dc_i_reg[11]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \rd_dc_i_reg[11]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \rd_dc_i_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \rd_dc_i_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \rd_dc_i_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \rd_dc_i_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.monitor_seu_fifo_wr_logic
     port map (
      ADDRD(5) => \gntv_or_sync_fifo.gl0.wr_n_77\,
      ADDRD(4) => \gntv_or_sync_fifo.gl0.wr_n_78\,
      ADDRD(3) => \gntv_or_sync_fifo.gl0.wr_n_79\,
      ADDRD(2) => \gntv_or_sync_fifo.gl0.wr_n_80\,
      ADDRD(1) => \gntv_or_sync_fifo.gl0.wr_n_81\,
      ADDRD(0) => \gntv_or_sync_fifo.gl0.wr_n_82\,
      Q(11 downto 0) => wr_pntr(11 downto 0),
      RD_PNTR_WR(11 downto 0) => rd_pntr_wr(11 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[0]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_93\,
      \gic0.gc0.count_d2_reg[0]_rep__1\ => \gntv_or_sync_fifo.gl0.wr_n_94\,
      \gic0.gc0.count_d2_reg[0]_rep__1_0\ => rstblk_n_0,
      \gic0.gc0.count_d2_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gic0.gc0.count_d2_reg[10]_0\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gic0.gc0.count_d2_reg[10]_1\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gic0.gc0.count_d2_reg[10]_2\ => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gic0.gc0.count_d2_reg[10]_3\ => \gntv_or_sync_fifo.gl0.wr_n_47\,
      \gic0.gc0.count_d2_reg[10]_4\ => \gntv_or_sync_fifo.gl0.wr_n_53\,
      \gic0.gc0.count_d2_reg[10]_5\ => \gntv_or_sync_fifo.gl0.wr_n_54\,
      \gic0.gc0.count_d2_reg[10]_6\ => \gntv_or_sync_fifo.gl0.wr_n_55\,
      \gic0.gc0.count_d2_reg[10]_7\ => \gntv_or_sync_fifo.gl0.wr_n_56\,
      \gic0.gc0.count_d2_reg[10]_8\ => \gntv_or_sync_fifo.gl0.wr_n_65\,
      \gic0.gc0.count_d2_reg[10]_9\ => \gntv_or_sync_fifo.gl0.wr_n_76\,
      \gic0.gc0.count_d2_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gic0.gc0.count_d2_reg[11]_0\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gic0.gc0.count_d2_reg[11]_1\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gic0.gc0.count_d2_reg[11]_2\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gic0.gc0.count_d2_reg[11]_3\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gic0.gc0.count_d2_reg[11]_4\ => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gic0.gc0.count_d2_reg[11]_5\ => \gntv_or_sync_fifo.gl0.wr_n_42\,
      \gic0.gc0.count_d2_reg[1]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_91\,
      \gic0.gc0.count_d2_reg[1]_rep__1\ => \gntv_or_sync_fifo.gl0.wr_n_92\,
      \gic0.gc0.count_d2_reg[2]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_89\,
      \gic0.gc0.count_d2_reg[2]_rep__1\ => \gntv_or_sync_fifo.gl0.wr_n_90\,
      \gic0.gc0.count_d2_reg[3]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_87\,
      \gic0.gc0.count_d2_reg[3]_rep__1\ => \gntv_or_sync_fifo.gl0.wr_n_88\,
      \gic0.gc0.count_d2_reg[4]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_85\,
      \gic0.gc0.count_d2_reg[4]_rep__1\ => \gntv_or_sync_fifo.gl0.wr_n_86\,
      \gic0.gc0.count_d2_reg[5]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_83\,
      \gic0.gc0.count_d2_reg[5]_rep__1\ => \gntv_or_sync_fifo.gl0.wr_n_84\,
      \gic0.gc0.count_d2_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gic0.gc0.count_d2_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gic0.gc0.count_d2_reg[6]_1\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gic0.gc0.count_d2_reg[6]_10\ => \gntv_or_sync_fifo.gl0.wr_n_64\,
      \gic0.gc0.count_d2_reg[6]_11\ => \gntv_or_sync_fifo.gl0.wr_n_69\,
      \gic0.gc0.count_d2_reg[6]_12\ => \gntv_or_sync_fifo.gl0.wr_n_72\,
      \gic0.gc0.count_d2_reg[6]_13\ => \gntv_or_sync_fifo.gl0.wr_n_74\,
      \gic0.gc0.count_d2_reg[6]_14\ => \gntv_or_sync_fifo.gl0.wr_n_75\,
      \gic0.gc0.count_d2_reg[6]_2\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gic0.gc0.count_d2_reg[6]_3\ => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gic0.gc0.count_d2_reg[6]_4\ => \gntv_or_sync_fifo.gl0.wr_n_44\,
      \gic0.gc0.count_d2_reg[6]_5\ => \gntv_or_sync_fifo.gl0.wr_n_45\,
      \gic0.gc0.count_d2_reg[6]_6\ => \gntv_or_sync_fifo.gl0.wr_n_46\,
      \gic0.gc0.count_d2_reg[6]_7\ => \gntv_or_sync_fifo.gl0.wr_n_50\,
      \gic0.gc0.count_d2_reg[6]_8\ => \gntv_or_sync_fifo.gl0.wr_n_51\,
      \gic0.gc0.count_d2_reg[6]_9\ => \gntv_or_sync_fifo.gl0.wr_n_63\,
      \gic0.gc0.count_d2_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gic0.gc0.count_d2_reg[7]_0\ => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gic0.gc0.count_d2_reg[7]_1\ => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \gic0.gc0.count_d2_reg[7]_10\ => \gntv_or_sync_fifo.gl0.wr_n_73\,
      \gic0.gc0.count_d2_reg[7]_2\ => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gic0.gc0.count_d2_reg[7]_3\ => \gntv_or_sync_fifo.gl0.wr_n_43\,
      \gic0.gc0.count_d2_reg[7]_4\ => \gntv_or_sync_fifo.gl0.wr_n_48\,
      \gic0.gc0.count_d2_reg[7]_5\ => \gntv_or_sync_fifo.gl0.wr_n_49\,
      \gic0.gc0.count_d2_reg[7]_6\ => \gntv_or_sync_fifo.gl0.wr_n_61\,
      \gic0.gc0.count_d2_reg[7]_7\ => \gntv_or_sync_fifo.gl0.wr_n_62\,
      \gic0.gc0.count_d2_reg[7]_8\ => \gntv_or_sync_fifo.gl0.wr_n_68\,
      \gic0.gc0.count_d2_reg[7]_9\ => \gntv_or_sync_fifo.gl0.wr_n_71\,
      \gic0.gc0.count_d2_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gic0.gc0.count_d2_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gic0.gc0.count_d2_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gic0.gc0.count_d2_reg[8]_2\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gic0.gc0.count_d2_reg[8]_3\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gic0.gc0.count_d2_reg[8]_4\ => \gntv_or_sync_fifo.gl0.wr_n_52\,
      \gic0.gc0.count_d2_reg[8]_5\ => \gntv_or_sync_fifo.gl0.wr_n_59\,
      \gic0.gc0.count_d2_reg[8]_6\ => \gntv_or_sync_fifo.gl0.wr_n_60\,
      \gic0.gc0.count_d2_reg[8]_7\ => \gntv_or_sync_fifo.gl0.wr_n_67\,
      \gic0.gc0.count_d2_reg[8]_8\ => \gntv_or_sync_fifo.gl0.wr_n_70\,
      \gic0.gc0.count_d2_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gic0.gc0.count_d2_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gic0.gc0.count_d2_reg[9]_1\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gic0.gc0.count_d2_reg[9]_2\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gic0.gc0.count_d2_reg[9]_3\ => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gic0.gc0.count_d2_reg[9]_4\ => \gntv_or_sync_fifo.gl0.wr_n_57\,
      \gic0.gc0.count_d2_reg[9]_5\ => \gntv_or_sync_fifo.gl0.wr_n_58\,
      \gic0.gc0.count_d2_reg[9]_6\ => \gntv_or_sync_fifo.gl0.wr_n_66\,
      \out\ => rst_full_ff_i,
      ram_full_fb_i_reg => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.monitor_seu_fifo_memory
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_20\,
      ADDRD(5) => \gntv_or_sync_fifo.gl0.wr_n_77\,
      ADDRD(4) => \gntv_or_sync_fifo.gl0.wr_n_78\,
      ADDRD(3) => \gntv_or_sync_fifo.gl0.wr_n_79\,
      ADDRD(2) => \gntv_or_sync_fifo.gl0.wr_n_80\,
      ADDRD(1) => \gntv_or_sync_fifo.gl0.wr_n_81\,
      ADDRD(0) => \gntv_or_sync_fifo.gl0.wr_n_82\,
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      E(0) => ram_rd_en_i,
      Q(5 downto 0) => wr_pntr(5 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gpr1.dout_i[2]_i_14\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gpr1.dout_i[2]_i_14_0\ => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gpr1.dout_i[2]_i_14_1\ => \gntv_or_sync_fifo.gl0.wr_n_46\,
      \gpr1.dout_i[2]_i_14_2\ => \gntv_or_sync_fifo.gl0.wr_n_70\,
      \gpr1.dout_i[2]_i_15\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gpr1.dout_i[2]_i_15_0\ => \gntv_or_sync_fifo.gl0.wr_n_71\,
      \gpr1.dout_i[2]_i_15_1\ => \gntv_or_sync_fifo.gl0.wr_n_72\,
      \gpr1.dout_i[2]_i_15_2\ => \gntv_or_sync_fifo.gl0.wr_n_57\,
      \gpr1.dout_i[2]_i_16\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gpr1.dout_i[2]_i_16_0\ => \gntv_or_sync_fifo.gl0.wr_n_73\,
      \gpr1.dout_i[2]_i_16_1\ => \gntv_or_sync_fifo.gl0.wr_n_74\,
      \gpr1.dout_i[2]_i_16_2\ => \gntv_or_sync_fifo.gl0.wr_n_59\,
      \gpr1.dout_i[2]_i_17\ => \gntv_or_sync_fifo.gl0.wr_n_75\,
      \gpr1.dout_i[2]_i_17_0\ => \gntv_or_sync_fifo.gl0.wr_n_61\,
      \gpr1.dout_i[2]_i_17_1\ => \gntv_or_sync_fifo.gl0.wr_n_63\,
      \gpr1.dout_i[2]_i_18\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gpr1.dout_i[2]_i_18_0\ => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gpr1.dout_i[2]_i_18_1\ => \gntv_or_sync_fifo.gl0.wr_n_42\,
      \gpr1.dout_i[2]_i_18_2\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gpr1.dout_i[2]_i_19\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i[2]_i_19_0\ => \gntv_or_sync_fifo.gl0.wr_n_49\,
      \gpr1.dout_i[2]_i_19_1\ => \gntv_or_sync_fifo.gl0.wr_n_51\,
      \gpr1.dout_i[2]_i_19_2\ => \gntv_or_sync_fifo.gl0.wr_n_66\,
      \gpr1.dout_i[2]_i_20\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gpr1.dout_i[2]_i_20_0\ => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \gpr1.dout_i[2]_i_20_1\ => \gntv_or_sync_fifo.gl0.wr_n_45\,
      \gpr1.dout_i[2]_i_20_2\ => \gntv_or_sync_fifo.gl0.wr_n_67\,
      \gpr1.dout_i[2]_i_21\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gpr1.dout_i[2]_i_21_0\ => \gntv_or_sync_fifo.gl0.wr_n_68\,
      \gpr1.dout_i[2]_i_21_1\ => \gntv_or_sync_fifo.gl0.wr_n_69\,
      \gpr1.dout_i[2]_i_21_2\ => \gntv_or_sync_fifo.gl0.wr_n_65\,
      \gpr1.dout_i[2]_i_22\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gpr1.dout_i[2]_i_22_0\ => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gpr1.dout_i[2]_i_22_1\ => \gntv_or_sync_fifo.gl0.wr_n_47\,
      \gpr1.dout_i[2]_i_22_2\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gpr1.dout_i[2]_i_23\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gpr1.dout_i[2]_i_23_0\ => \gntv_or_sync_fifo.gl0.wr_n_48\,
      \gpr1.dout_i[2]_i_23_1\ => \gntv_or_sync_fifo.gl0.wr_n_50\,
      \gpr1.dout_i[2]_i_23_2\ => \gntv_or_sync_fifo.gl0.wr_n_58\,
      \gpr1.dout_i[2]_i_24\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gpr1.dout_i[2]_i_24_0\ => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gpr1.dout_i[2]_i_24_1\ => \gntv_or_sync_fifo.gl0.wr_n_44\,
      \gpr1.dout_i[2]_i_24_2\ => \gntv_or_sync_fifo.gl0.wr_n_60\,
      \gpr1.dout_i[2]_i_25\(5) => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gpr1.dout_i[2]_i_25\(4) => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gpr1.dout_i[2]_i_25\(3) => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gpr1.dout_i[2]_i_25\(2) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gpr1.dout_i[2]_i_25\(1) => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gpr1.dout_i[2]_i_25\(0) => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gpr1.dout_i[2]_i_25_0\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gpr1.dout_i[2]_i_25_1\ => \gntv_or_sync_fifo.gl0.wr_n_62\,
      \gpr1.dout_i[2]_i_25_2\ => \gntv_or_sync_fifo.gl0.wr_n_64\,
      \gpr1.dout_i[2]_i_25_3\ => \gntv_or_sync_fifo.gl0.wr_n_56\,
      \gpr1.dout_i[2]_i_26\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gpr1.dout_i[2]_i_26_0\ => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gpr1.dout_i[2]_i_26_1\ => \gntv_or_sync_fifo.gl0.wr_n_43\,
      \gpr1.dout_i[2]_i_26_2\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gpr1.dout_i[2]_i_27\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gpr1.dout_i[2]_i_27_0\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gpr1.dout_i[2]_i_27_1\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gpr1.dout_i[2]_i_27_2\ => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gpr1.dout_i[2]_i_28\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gpr1.dout_i[2]_i_28_0\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gpr1.dout_i[2]_i_28_1\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gpr1.dout_i[2]_i_28_2\ => \gntv_or_sync_fifo.gl0.wr_n_52\,
      \gpr1.dout_i[2]_i_29\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gpr1.dout_i[2]_i_29_0\ => \gntv_or_sync_fifo.gl0.wr_n_53\,
      \gpr1.dout_i[2]_i_29_1\ => \gntv_or_sync_fifo.gl0.wr_n_54\,
      \gpr1.dout_i[2]_i_29_2\ => \gntv_or_sync_fifo.gl0.wr_n_55\,
      \gpr1.dout_i[5]_i_17\(5) => \gntv_or_sync_fifo.gl0.rd_n_27\,
      \gpr1.dout_i[5]_i_17\(4) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      \gpr1.dout_i[5]_i_17\(3) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      \gpr1.dout_i[5]_i_17\(2) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      \gpr1.dout_i[5]_i_17\(1) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gpr1.dout_i[5]_i_17\(0) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gpr1.dout_i[5]_i_25\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gpr1.dout_i[5]_i_25\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gpr1.dout_i[5]_i_25\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gpr1.dout_i[5]_i_25\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gpr1.dout_i[5]_i_25\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gpr1.dout_i[5]_i_25\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gpr1.dout_i[6]_i_17\ => \gntv_or_sync_fifo.gl0.wr_n_76\,
      \gpr1.dout_i[6]_i_17_0\ => \gntv_or_sync_fifo.gl0.wr_n_93\,
      \gpr1.dout_i[6]_i_17_1\ => \gntv_or_sync_fifo.gl0.wr_n_91\,
      \gpr1.dout_i[6]_i_17_2\ => \gntv_or_sync_fifo.gl0.wr_n_89\,
      \gpr1.dout_i[6]_i_17_3\ => \gntv_or_sync_fifo.gl0.wr_n_87\,
      \gpr1.dout_i[6]_i_17_4\ => \gntv_or_sync_fifo.gl0.wr_n_85\,
      \gpr1.dout_i[6]_i_17_5\ => \gntv_or_sync_fifo.gl0.wr_n_83\,
      \gpr1.dout_i[7]_i_18\ => \gntv_or_sync_fifo.gl0.wr_n_94\,
      \gpr1.dout_i[7]_i_18_0\ => \gntv_or_sync_fifo.gl0.wr_n_92\,
      \gpr1.dout_i[7]_i_18_1\ => \gntv_or_sync_fifo.gl0.wr_n_90\,
      \gpr1.dout_i[7]_i_18_10\ => \gntv_or_sync_fifo.gl0.rd_n_14\,
      \gpr1.dout_i[7]_i_18_2\ => \gntv_or_sync_fifo.gl0.wr_n_88\,
      \gpr1.dout_i[7]_i_18_3\ => \gntv_or_sync_fifo.gl0.wr_n_86\,
      \gpr1.dout_i[7]_i_18_4\ => \gntv_or_sync_fifo.gl0.wr_n_84\,
      \gpr1.dout_i[7]_i_18_5\ => \gntv_or_sync_fifo.gl0.rd_n_43\,
      \gpr1.dout_i[7]_i_18_6\ => \gntv_or_sync_fifo.gl0.rd_n_42\,
      \gpr1.dout_i[7]_i_18_7\ => \gntv_or_sync_fifo.gl0.rd_n_41\,
      \gpr1.dout_i[7]_i_18_8\ => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gpr1.dout_i[7]_i_18_9\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gpr1.dout_i_reg[7]\(11 downto 0) => rd_pntr(11 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.monitor_seu_fifo_reset_blk_ramfifo
     port map (
      AR(0) => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_ff_i,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_fifo_generator_top is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end monitor_seu_fifo_fifo_generator_top;

architecture STRUCTURE of monitor_seu_fifo_fifo_generator_top is
begin
\grf.rf\: entity work.monitor_seu_fifo_fifo_generator_ramfifo
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_fifo_generator_v13_2_5_synth is
  port (
    wr_rst_busy : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end monitor_seu_fifo_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of monitor_seu_fifo_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.monitor_seu_fifo_fifo_generator_top
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of monitor_seu_fifo_fifo_generator_v13_2_5 : entity is 1;
end monitor_seu_fifo_fifo_generator_v13_2_5;

architecture STRUCTURE of monitor_seu_fifo_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.monitor_seu_fifo_fifo_generator_v13_2_5_synth
     port map (
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity monitor_seu_fifo is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of monitor_seu_fifo : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of monitor_seu_fifo : entity is "monitor_seu_fifo,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of monitor_seu_fifo : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of monitor_seu_fifo : entity is "fifo_generator_v13_2_5,Vivado 2019.2";
end monitor_seu_fifo;

architecture STRUCTURE of monitor_seu_fifo is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.monitor_seu_fifo_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
