blk_mem_gen_pixel.v,verilog,xil_defaultlib,../../../../VGA_1_0_D.srcs/sources_1/ip/blk_mem_gen_pixel/sim/blk_mem_gen_pixel.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
