vhdl xil_defaultlib  \
"../../../../PROC_leader_test.gen/sources_1/ip/axi_uartlite_0_2/sim/axi_uartlite_0.vhd" \

# Do not sort compile order
nosort
