// Seed: 1747360620
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3
);
  wire id_5;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri1 id_4,
    input wor id_5,
    input uwire id_6
);
  wire id_8, id_9;
  wire id_10;
  wand id_11 = id_1;
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0
    , id_14,
    input tri id_1,
    input wand id_2,
    output supply0 id_3,
    output wand id_4,
    output wand id_5,
    input tri0 id_6,
    output logic id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output wand id_11,
    output wire id_12
);
  initial begin : LABEL_0
    id_7 <= !id_9;
  end
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_12
  );
endmodule
