<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/10.1/ISE/xa9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>display.rpt</ascFile><devFile>C:/Xilinx/10.1/ISE/xa9500xl/data/xa95144xl.chp</devFile><mfdFile>display.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="11-23-2017" design="display" device="XA95144XL" eqnType="1" pkg="CS144" speed="-15" status="10" statusStr="Design Rule Checking Failed" swVersion="K.31" time=" 11:19PM" version="1.0"/><inputs id="regsel3_SPECSIG"/><inputs id="regsel4_SPECSIG"/><inputs id="regsel2_SPECSIG"/><inputs id="modesel"/><inputs id="regsel1_SPECSIG"/><inputs id="regsel0_SPECSIG"/><pin id="FB1_MC1_PINH3" pinnum="H3"/><pin id="FB1_MC2_PINF1" pinnum="F1"/><pin id="FB1_MC3_PING2" pinnum="G2"/><pin id="FB1_MC4_PINJ1" pinnum="J1"/><pin id="FB1_MC5_PING3" pinnum="G3"/><pin id="FB1_MC6_PING4" pinnum="G4"/><pin id="FB1_MC8_PINH1" pinnum="H1"/><pin id="FB1_MC9_PINH2" pinnum="H2"/><pin id="FB1_MC10_PINK3" pinnum="K3"/><pin id="FB1_MC11_PINH4" pinnum="H4"/><pin id="FB1_MC12_PINJ2" pinnum="J2"/><pin id="FB1_MC14_PINJ3" pinnum="J3"/><pin id="FB1_MC15_PINJ4" pinnum="J4"/><pin id="FB1_MC16_PINM1" pinnum="M1"/><pin id="FB1_MC17_PINK2" pinnum="K2"/><pin id="FB2_MC1_PINC3" pinnum="C3"/><pin id="FB2_MC2_PINA2" pinnum="A2"/><pin id="FB2_MC4_PINC1" pinnum="C1"/><pin id="FB2_MC5_PINB1" pinnum="B1"/><pin id="FB2_MC6_PINC2" pinnum="C2"/><pin id="FB2_MC8_PIND4" pinnum="D4"/><pin id="FB2_MC9_PIND3" pinnum="D3"/><pin id="FB2_MC10_PIND2" pinnum="D2"/><pin id="FB2_MC11_PINE4" pinnum="E4"/><pin id="FB2_MC12_PINE3" pinnum="E3"/><pin id="FB2_MC13_PINE1" pinnum="E1"/><pin id="FB2_MC14_PINE2" pinnum="E2"/><pin id="FB2_MC15_PINF4" pinnum="F4"/><pin id="FB2_MC16_PINF3" pinnum="F3"/><pin id="FB2_MC17_PINF2" pinnum="F2"/><pin id="FB3_MC1_PINM3" pinnum="M3"/><pin id="FB3_MC2_PINL1" pinnum="L1"/><pin id="FB3_MC3_PINK4" pinnum="K4"/><pin id="FB3_MC4_PINN4" pinnum="N4"/><pin id="FB3_MC5_PINL2" pinnum="L2"/><pin id="FB3_MC6_PINL3" pinnum="L3"/><pin id="FB3_MC7_PINL5" pinnum="L5"/><pin id="FB3_MC8_PINN2" pinnum="N2"/><pin id="FB3_MC9_PINN3" pinnum="N3"/><pin id="FB3_MC10_PINN5" pinnum="N5"/><pin id="FB3_MC11_PINM4" pinnum="M4"/><pin id="FB3_MC12_PINK5" pinnum="K5"/><pin id="FB3_MC14_PINK6" pinnum="K6"/><pin id="FB3_MC15_PINL6" pinnum="L6"/><pin id="FB3_MC17_PINM6" pinnum="M6"/><pin id="FB4_MC1_PINC9" pinnum="C9"/><pin id="FB4_MC2_PINA7" pinnum="A7"/><pin id="FB4_MC3_PINA5" pinnum="A5"/><pin id="FB4_MC5_PIND7" pinnum="D7"/><pin id="FB4_MC6_PINA6" pinnum="A6"/><pin id="FB4_MC8_PINB6" pinnum="B6"/><pin id="FB4_MC9_PINC6" pinnum="C6"/><pin id="FB4_MC10_PINC5" pinnum="C5"/><pin id="FB4_MC11_PIND6" pinnum="D6"/><pin id="FB4_MC12_PINB5" pinnum="B5"/><pin id="FB4_MC13_PINA4" pinnum="A4"/><pin id="FB4_MC14_PIND5" pinnum="D5"/><pin id="FB4_MC15_PINB4" pinnum="B4"/><pin id="FB4_MC16_PINC4" pinnum="C4"/><pin id="FB4_MC17_PINA3" pinnum="A3"/><pin id="FB5_MC2_PINN6" pinnum="N6"/><pin id="FB5_MC3_PINL8" pinnum="L8"/><pin id="FB5_MC5_PINM7" pinnum="M7"/><pin id="FB5_MC6_PINN7" pinnum="N7"/><pin id="FB5_MC7_PINM10" pinnum="M10"/><pin id="FB5_MC8_PINK7" pinnum="K7"/><pin id="FB5_MC9_PINN8" pinnum="N8"/><pin id="FB5_MC10_PINN11" pinnum="N11"/><pin id="FB5_MC11_PINM8" pinnum="M8"/><pin id="FB5_MC12_PINK8" pinnum="K8"/><pin id="FB5_MC13_PINL11" pinnum="L11"/><pin id="FB5_MC14_PINN9" pinnum="N9"/><pin id="FB5_MC15_PINK9" pinnum="K9"/><pin id="FB5_MC17_PINM11" pinnum="M11"/><pin id="FB6_MC2_PINC11" pinnum="C11"/><pin id="FB6_MC4_PINB11" pinnum="B11"/><pin id="FB6_MC5_PINA12" pinnum="A12"/><pin id="FB6_MC6_PINA11" pinnum="A11"/><pin id="FB6_MC8_PIND10" pinnum="D10"/><pin id="FB6_MC9_PINA10" pinnum="A10"/><pin id="FB6_MC10_PINB10" pinnum="B10"/><pin id="FB6_MC11_PINB9" pinnum="B9"/><pin id="FB6_MC12_PINA9" pinnum="A9"/><pin id="FB6_MC14_PIND8" pinnum="D8"/><pin id="FB6_MC15_PINA8" pinnum="A8"/><pin id="FB6_MC16_PIND9" pinnum="D9"/><pin id="FB6_MC17_PINB7" pinnum="B7"/><pin id="FB7_MC2_PINN12" pinnum="N12"/><pin id="FB7_MC3_PINL12" pinnum="L12"/><pin id="FB7_MC5_PINM13" pinnum="M13"/><pin id="FB7_MC6_PINL13" pinnum="L13"/><pin id="FB7_MC7_PINK10" pinnum="K10"/><pin id="FB7_MC8_PINK11" pinnum="K11"/><pin id="FB7_MC9_PINK13" pinnum="K13"/><pin id="FB7_MC10_PINK12" pinnum="K12"/><pin id="FB7_MC11_PINJ11" pinnum="J11"/><pin id="FB7_MC12_PINH10" pinnum="H10"/><pin id="FB7_MC13_PINJ10" pinnum="J10"/><pin id="FB7_MC14_PINH11" pinnum="H11"/><pin id="FB7_MC15_PINH12" pinnum="H12"/><pin id="FB7_MC16_PINJ12" pinnum="J12"/><pin id="FB7_MC17_PINH13" pinnum="H13"/><pin id="FB8_MC2_PING11" pinnum="G11"/><pin id="FB8_MC3_PINF11" pinnum="F11"/><pin id="FB8_MC4_PINE13" pinnum="E13"/><pin id="FB8_MC5_PING10" pinnum="G10"/><pin id="FB8_MC6_PINF13" pinnum="F13"/><pin id="FB8_MC8_PINF12" pinnum="F12"/><pin id="FB8_MC9_PINF10" pinnum="F10"/><pin id="FB8_MC10_PIND13" pinnum="D13"/><pin id="FB8_MC11_PINE12" pinnum="E12"/><pin id="FB8_MC12_PINE10" pinnum="E10"/><pin id="FB8_MC13_PIND11" pinnum="D11"/><pin id="FB8_MC14_PIND12" pinnum="D12"/><pin id="FB8_MC15_PINC13" pinnum="C13"/><pin id="FB8_MC16_PINB13" pinnum="B13"/><pin id="FB8_MC17_PINC12" pinnum="C12"/><fblock id="FB1" inputUse="0" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PINH3"/><macrocell id="FB1_MC2" pin="FB1_MC2_PINF1"/><macrocell id="FB1_MC3" pin="FB1_MC3_PING2"/><macrocell id="FB1_MC4" pin="FB1_MC4_PINJ1"/><macrocell id="FB1_MC5" pin="FB1_MC5_PING3"/><macrocell id="FB1_MC6" pin="FB1_MC6_PING4"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PINH1"/><macrocell id="FB1_MC9" pin="FB1_MC9_PINH2"/><macrocell id="FB1_MC10" pin="FB1_MC10_PINK3"/><macrocell id="FB1_MC11" pin="FB1_MC11_PINH4"/><macrocell id="FB1_MC12" pin="FB1_MC12_PINJ2"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PINJ3"/><macrocell id="FB1_MC15" pin="FB1_MC15_PINJ4"/><macrocell id="FB1_MC16" pin="FB1_MC16_PINM1"/><macrocell id="FB1_MC17" pin="FB1_MC17_PINK2"/><macrocell id="FB1_MC18"/></fblock><fblock id="FB2" inputUse="0" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PINC3"/><macrocell id="FB2_MC2" pin="FB2_MC2_PINA2"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4" pin="FB2_MC4_PINC1"/><macrocell id="FB2_MC5" pin="FB2_MC5_PINB1"/><macrocell id="FB2_MC6" pin="FB2_MC6_PINC2"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIND4"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIND3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIND2"/><macrocell id="FB2_MC11" pin="FB2_MC11_PINE4"/><macrocell id="FB2_MC12" pin="FB2_MC12_PINE3"/><macrocell id="FB2_MC13" pin="FB2_MC13_PINE1"/><macrocell id="FB2_MC14" pin="FB2_MC14_PINE2"/><macrocell id="FB2_MC15" pin="FB2_MC15_PINF4"/><macrocell id="FB2_MC16" pin="FB2_MC16_PINF3"/><macrocell id="FB2_MC17" pin="FB2_MC17_PINF2"/><macrocell id="FB2_MC18"/></fblock><fblock id="FB3" inputUse="0" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PINM3"/><macrocell id="FB3_MC2" pin="FB3_MC2_PINL1"/><macrocell id="FB3_MC3" pin="FB3_MC3_PINK4"/><macrocell id="FB3_MC4" pin="FB3_MC4_PINN4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PINL2"/><macrocell id="FB3_MC6" pin="FB3_MC6_PINL3"/><macrocell id="FB3_MC7" pin="FB3_MC7_PINL5"/><macrocell id="FB3_MC8" pin="FB3_MC8_PINN2"/><macrocell id="FB3_MC9" pin="FB3_MC9_PINN3"/><macrocell id="FB3_MC10" pin="FB3_MC10_PINN5"/><macrocell id="FB3_MC11" pin="FB3_MC11_PINM4"/><macrocell id="FB3_MC12" pin="FB3_MC12_PINK5"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PINK6"/><macrocell id="FB3_MC15" pin="FB3_MC15_PINL6"/><macrocell id="FB3_MC16"/><macrocell id="FB3_MC17" pin="FB3_MC17_PINM6"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="0" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PINC9"/><macrocell id="FB4_MC2" pin="FB4_MC2_PINA7"/><macrocell id="FB4_MC3" pin="FB4_MC3_PINA5"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIND7"/><macrocell id="FB4_MC6" pin="FB4_MC6_PINA6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PINB6"/><macrocell id="FB4_MC9" pin="FB4_MC9_PINC6"/><macrocell id="FB4_MC10" pin="FB4_MC10_PINC5"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIND6"/><macrocell id="FB4_MC12" pin="FB4_MC12_PINB5"/><macrocell id="FB4_MC13" pin="FB4_MC13_PINA4"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIND5"/><macrocell id="FB4_MC15" pin="FB4_MC15_PINB4"/><macrocell id="FB4_MC16" pin="FB4_MC16_PINC4"/><macrocell id="FB4_MC17" pin="FB4_MC17_PINA3"/><macrocell id="FB4_MC18"/></fblock><fblock id="FB5" inputUse="0" pinUse="0"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PINN6"/><macrocell id="FB5_MC3" pin="FB5_MC3_PINL8"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PINM7"/><macrocell id="FB5_MC6" pin="FB5_MC6_PINN7"/><macrocell id="FB5_MC7" pin="FB5_MC7_PINM10"/><macrocell id="FB5_MC8" pin="FB5_MC8_PINK7"/><macrocell id="FB5_MC9" pin="FB5_MC9_PINN8"/><macrocell id="FB5_MC10" pin="FB5_MC10_PINN11"/><macrocell id="FB5_MC11" pin="FB5_MC11_PINM8"/><macrocell id="FB5_MC12" pin="FB5_MC12_PINK8"/><macrocell id="FB5_MC13" pin="FB5_MC13_PINL11"/><macrocell id="FB5_MC14" pin="FB5_MC14_PINN9"/><macrocell id="FB5_MC15" pin="FB5_MC15_PINK9"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PINM11"/><macrocell id="FB5_MC18"/></fblock><fblock id="FB6" inputUse="0" pinUse="0"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PINC11"/><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4" pin="FB6_MC4_PINB11"/><macrocell id="FB6_MC5" pin="FB6_MC5_PINA12"/><macrocell id="FB6_MC6" pin="FB6_MC6_PINA11"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIND10"/><macrocell id="FB6_MC9" pin="FB6_MC9_PINA10"/><macrocell id="FB6_MC10" pin="FB6_MC10_PINB10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PINB9"/><macrocell id="FB6_MC12" pin="FB6_MC12_PINA9"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIND8"/><macrocell id="FB6_MC15" pin="FB6_MC15_PINA8"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIND9"/><macrocell id="FB6_MC17" pin="FB6_MC17_PINB7"/><macrocell id="FB6_MC18"/></fblock><fblock id="FB7" inputUse="0" pinUse="0"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PINN12"/><macrocell id="FB7_MC3" pin="FB7_MC3_PINL12"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PINM13"/><macrocell id="FB7_MC6" pin="FB7_MC6_PINL13"/><macrocell id="FB7_MC7" pin="FB7_MC7_PINK10"/><macrocell id="FB7_MC8" pin="FB7_MC8_PINK11"/><macrocell id="FB7_MC9" pin="FB7_MC9_PINK13"/><macrocell id="FB7_MC10" pin="FB7_MC10_PINK12"/><macrocell id="FB7_MC11" pin="FB7_MC11_PINJ11"/><macrocell id="FB7_MC12" pin="FB7_MC12_PINH10"/><macrocell id="FB7_MC13" pin="FB7_MC13_PINJ10"/><macrocell id="FB7_MC14" pin="FB7_MC14_PINH11"/><macrocell id="FB7_MC15" pin="FB7_MC15_PINH12"/><macrocell id="FB7_MC16" pin="FB7_MC16_PINJ12"/><macrocell id="FB7_MC17" pin="FB7_MC17_PINH13"/><macrocell id="FB7_MC18"/></fblock><fblock id="FB8" inputUse="0" pinUse="0"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PING11"/><macrocell id="FB8_MC3" pin="FB8_MC3_PINF11"/><macrocell id="FB8_MC4" pin="FB8_MC4_PINE13"/><macrocell id="FB8_MC5" pin="FB8_MC5_PING10"/><macrocell id="FB8_MC6" pin="FB8_MC6_PINF13"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8" pin="FB8_MC8_PINF12"/><macrocell id="FB8_MC9" pin="FB8_MC9_PINF10"/><macrocell id="FB8_MC10" pin="FB8_MC10_PIND13"/><macrocell id="FB8_MC11" pin="FB8_MC11_PINE12"/><macrocell id="FB8_MC12" pin="FB8_MC12_PINE10"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIND11"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIND12"/><macrocell id="FB8_MC15" pin="FB8_MC15_PINC13"/><macrocell id="FB8_MC16" pin="FB8_MC16_PINB13"/><macrocell id="FB8_MC17" pin="FB8_MC17_PINC12"/><macrocell id="FB8_MC18"/></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="ssdsel1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk_ring"/></pterm><unmapped_eqn output="ON" sigUse="2"><equation id="ssdsel0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk_ring"/></pterm><unmapped_eqn output="ON" sigUse="2"><equation id="ssdsel1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><set><fastsig signal="reset"/></set><prld ptindx="VCC"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk_ring"/></pterm><unmapped_eqn output="ON" sigUse="2"><equation id="ssdsel2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><set><fastsig signal="reset"/></set><prld ptindx="VCC"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk_ring"/></pterm><unmapped_eqn output="ON" sigUse="2"><equation id="ssdsel3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><set><fastsig signal="reset"/></set><prld ptindx="VCC"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout3_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI1_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI1_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI0_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI0_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="14"><equation id="PCout3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout4_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI2_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI2_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUPC4out1_SPECSIG"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI0_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI1_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="16"><equation id="PCout4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI0_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI0_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="12"><equation id="PCout2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI3_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI3_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI2_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUPC4out1_SPECSIG"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI0_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUPC4out1_SPECSIG"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI1_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="PCout5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI4_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI4_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI0_SPECSIG"/><signal id="CPUPC4out2_SPECSIG"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUPC4out1_SPECSIG" negated="ON"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI3_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUPC4out1_SPECSIG"/><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUI1_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUPC4out1_SPECSIG"/><signal id="CPUPC4out0_SPECSIG" negated="ON"/><signal id="CPUI2_SPECSIG"/><signal id="CPUPC4out2_SPECSIG" negated="ON"/><signal id="CPUPC4out3_SPECSIG" negated="ON"/><signal id="CPUPC4out4_SPECSIG" negated="ON"/><signal id="CPUPC4out5_SPECSIG" negated="ON"/><signal id="CPUPC4out6_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/><signal id="CPUJumpCPUJump_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="20"><equation id="PCout6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI22_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI23_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI24_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUI24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI25_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out1_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout1_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="CPUPC4out1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI17_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI19_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI20_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out0_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout0_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="CPUPC4out0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI26_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI27_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI29_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI28_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI0_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI1_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI3_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI4_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG" negated="ON"/><signal id="divC12_SPECSIG" negated="ON"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG" negated="ON"/><signal id="divC15_SPECSIG" negated="ON"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG" negated="ON"/><signal id="divC5_SPECSIG" negated="ON"/><signal id="divC6_SPECSIG" negated="ON"/><signal id="divC7_SPECSIG" negated="ON"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/><signal id="divC16_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="reset" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="clk_ring" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_2"/></ce><prld ptindx="GND"/></equation></unmapped_eqn><unmapped_eqn sigUse="0"><equation id="divC0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout0_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="PCout0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="PCout1_SPECSIG"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="PCout1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG" negated="ON"/><signal id="divC12_SPECSIG" negated="ON"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG" negated="ON"/><signal id="divC15_SPECSIG" negated="ON"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG" negated="ON"/><signal id="divC5_SPECSIG" negated="ON"/><signal id="divC6_SPECSIG" negated="ON"/><signal id="divC7_SPECSIG" negated="ON"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/><signal id="divC16_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="divC10_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="divC11_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><unmapped_eqn sigUse="12"><equation id="divC12_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG"/><signal id="divC12_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG" negated="ON"/><signal id="divC12_SPECSIG" negated="ON"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG" negated="ON"/><signal id="divC15_SPECSIG" negated="ON"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG" negated="ON"/><signal id="divC5_SPECSIG" negated="ON"/><signal id="divC6_SPECSIG" negated="ON"/><signal id="divC7_SPECSIG" negated="ON"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/><signal id="divC16_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="divC13_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG"/><signal id="divC12_SPECSIG"/><signal id="divC13_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><unmapped_eqn sigUse="14"><equation id="divC14_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG"/><signal id="divC12_SPECSIG"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="divC15_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="divC1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="divC2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="divC3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="divC3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="divC0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="divC1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG" negated="ON"/><signal id="divC12_SPECSIG" negated="ON"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG" negated="ON"/><signal id="divC15_SPECSIG" negated="ON"/><signal id="divC4_SPECSIG" negated="ON"/><signal id="divC5_SPECSIG" negated="ON"/><signal id="divC6_SPECSIG" negated="ON"/><signal id="divC7_SPECSIG" negated="ON"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/><signal id="divC16_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="divC4_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="divC5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="divC6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="divC7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG" negated="ON"/><signal id="divC12_SPECSIG" negated="ON"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG" negated="ON"/><signal id="divC15_SPECSIG" negated="ON"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG" negated="ON"/><signal id="divC5_SPECSIG" negated="ON"/><signal id="divC6_SPECSIG" negated="ON"/><signal id="divC7_SPECSIG" negated="ON"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/><signal id="divC16_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="divC8_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG" negated="ON"/><signal id="divC12_SPECSIG" negated="ON"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG" negated="ON"/><signal id="divC15_SPECSIG" negated="ON"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG" negated="ON"/><signal id="divC5_SPECSIG" negated="ON"/><signal id="divC6_SPECSIG" negated="ON"/><signal id="divC7_SPECSIG" negated="ON"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/><signal id="divC16_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="divC9_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI11_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI12_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI13_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUI6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="CPUPC4out2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out3_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUPC4out3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out4_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout4_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout2_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUPC4out4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout5_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUPC4out5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUPC4out6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="PCout2_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="PCout4_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout5_SPECSIG" negated="ON"/><signal id="PCout6_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="PCout3_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="PCout2_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="PCout6_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/><signal id="CPUIF_flushCPUIF_flush_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUPC4out6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="divC0_SPECSIG"/><signal id="divC10_SPECSIG"/><signal id="divC11_SPECSIG"/><signal id="divC12_SPECSIG"/><signal id="divC13_SPECSIG"/><signal id="divC14_SPECSIG"/><signal id="divC15_SPECSIG"/><signal id="divC1_SPECSIG"/><signal id="divC2_SPECSIG"/><signal id="divC3_SPECSIG"/><signal id="divC4_SPECSIG"/><signal id="divC5_SPECSIG"/><signal id="divC6_SPECSIG"/><signal id="divC7_SPECSIG"/><signal id="divC8_SPECSIG"/><signal id="divC9_SPECSIG"/></pterm><unmapped_eqn sigUse="16"><equation id="divC16_SPECSIG" regUse="T"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r12_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="13"><equation id="CPUEX_MEM_ALUres2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r13_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r14_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r15_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r16_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r20_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r210_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r210_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r211_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres11_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r211_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r212_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r212_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r213_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres13_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r213_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r214_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r214_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r215_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres15_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r215_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r216_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r216_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r217_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres17_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r217_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r218_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r218_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r219_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres19_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r219_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r21_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres1_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r220_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r220_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r221_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres21_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r221_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r222_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r222_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r223_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres23_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r223_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r224_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r224_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r225_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres25_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r225_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r226_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r226_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r227_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres27_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r227_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r228_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r228_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r229_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres29_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r229_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r22_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r230_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres30_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r230_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r231_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r231_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r23_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r24_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r25_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r26_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r27_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r28_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r29_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUEX_MEM_r29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_WBctr1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_WBctr1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI28_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_EXctr1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_regres0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_regres1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_WBctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_WBctr0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUEX_MEM_MEMctr0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres2_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_regres2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_regres3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres4_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_regres4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CPUEX_MEM_regres0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CPUEX_MEM_regres1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd2_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CPUEX_MEM_regres2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="CPUEX_MEM_regres3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CPUEX_MEM_regres4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_WBctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUEX_MEM_WBctr0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_EXctr0_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_MEMctr1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUEX_MEM_MEMctr1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_r131_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_r10_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_r10_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUEX_MEM_ALUres0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r110_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r29_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r29_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_r29_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_r29_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_r29_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_r29_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUEX_MEM_ALUres9_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUEX_MEM_ALUres9_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUEX_MEM_ALUres10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r111_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres11_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUEX_MEM_ALUres11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r112_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="13"><equation id="CPUEX_MEM_ALUres12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r113_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres13_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r114_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r115_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres15_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r214_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_r214_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_r214_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres14_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="20"><equation id="CPUEX_MEM_ALUres15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r116_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r214_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_r214_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_r214_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUEX_MEM_ALUres14_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="22"><equation id="CPUEX_MEM_ALUres16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r117_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres17_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r118_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r119_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres19_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r11_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres1_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUEX_MEM_ALUres1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r120_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r121_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres21_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r122_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r123_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres23_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r124_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r125_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres25_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r126_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r127_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres27_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="21"><equation id="CPUEX_MEM_ALUres27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r128_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="23"><equation id="CPUEX_MEM_ALUres28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r129_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres29_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUEX_MEM_ALUres29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r130_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres30_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="13"><equation id="CPUEX_MEM_ALUres30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r131_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="15"><equation id="CPUEX_MEM_ALUres31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r17_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUEX_MEM_ALUres7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r18_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r27_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r27_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUID_EX_r27_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUID_EX_r27_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUID_EX_r27_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUID_EX_r27_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUEX_MEM_ALUres7_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUEX_MEM_ALUres7_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUEX_MEM_ALUres8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_r19_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG"/><signal id="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUEX_MEM_ALUres9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI2_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG"/><signal id="CPUI28_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_EXctr2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_EXctr3_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI3_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI4_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI5_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s00_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s010_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s011_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s012_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s013_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s014_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s015_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s01_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s02_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s03_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s04_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s05_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s06_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s07_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s08_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s09_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s110_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s111_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s112_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s113_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s114_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s115_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s210_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s211_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s212_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s213_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s214_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s215_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s310_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s311_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s312_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s313_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s314_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s315_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s32_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s33_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s34_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s35_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s36_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s37_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s38_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s39_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t00_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t010_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t011_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t012_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t013_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t014_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t015_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t01_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t02_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t03_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t04_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t05_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t06_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t07_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t08_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t09_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t110_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t111_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t112_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t113_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t114_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t115_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t210_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t211_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t212_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t213_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t214_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t215_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t310_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t311_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t312_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t313_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t314_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t315_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t32_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t33_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t34_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t35_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t36_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t37_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t38_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t39_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rt0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI17_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rt1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI19_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rt3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI20_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rt4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3351_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_0_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3353_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_10_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3355_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_11_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3357_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_12_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3359_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_13_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3361_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_14_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3363_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_15_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3365_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_16_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3367_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_17_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3369_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_18_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3371_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_19_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3373_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_1_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3375_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_20_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3377_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_21_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3379_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_22_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3381_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_23_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3383_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_24_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3385_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_25_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3387_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_26_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3389_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_27_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3391_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_28_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3393_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_29_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3395_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_2_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3397_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_30_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3399_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_31_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3401_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_3_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3403_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_4_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3405_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_5_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3407_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_6_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3409_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_7_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3411_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_8_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_19_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_29_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_27_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_30_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_31_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_17_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_25_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_28_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_14_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_22_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_23_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_21_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_20_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_15_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_18_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_26_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_10_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_7_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_12_9_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="CPUMEM_WB_MEMres9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_1_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_24_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_25_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_26_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_27_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_2_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_3_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs016_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs017_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs018_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs019_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs020_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs021_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs022_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs023_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs024_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs025_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs026_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs027_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs028_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs029_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs030_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs031_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs116_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs117_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs118_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs119_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs120_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs121_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs122_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs123_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs124_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs125_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs126_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs127_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs128_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs129_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs130_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs131_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs216_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs217_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs218_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs219_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs220_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs221_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs222_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs223_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs224_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs225_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs226_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs227_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs228_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs229_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs230_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs231_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs316_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs317_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs318_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs319_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs320_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs321_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs322_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs323_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs324_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs325_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs326_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs327_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs328_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs329_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs330_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs331_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt016_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt017_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt018_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt019_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt020_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt021_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt022_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt023_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt024_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt025_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt026_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt027_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt028_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt029_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt030_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt031_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt116_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt117_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt118_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt119_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt120_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt121_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt122_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt123_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt124_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt125_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt126_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt127_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt128_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt129_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt130_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt131_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt216_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt217_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt218_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt219_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt220_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt221_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt222_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt223_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt224_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt225_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt226_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt227_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt228_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt229_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt230_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt231_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt316_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt317_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt318_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt319_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt320_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt321_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt322_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt323_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt324_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt325_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt326_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt327_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt328_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt329_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt330_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt331_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s40_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s410_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s411_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s412_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s413_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s414_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s415_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s41_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s42_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s43_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s44_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s45_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s46_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s47_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s48_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s49_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s50_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s510_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s511_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s512_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s513_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s514_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s515_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s51_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s52_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s53_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s54_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s55_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s56_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s57_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s58_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s59_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s60_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s610_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s611_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s612_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s613_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s614_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s615_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s61_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s62_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s63_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s64_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s65_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s66_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s67_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s68_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s69_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC275_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s70_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC265_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s710_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC264_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s711_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC262_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s712_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC261_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s713_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s714_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC260_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s715_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC274_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s71_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC272_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s72_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC271_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s73_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC270_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s74_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC269_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s75_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC268_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s76_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC267_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s77_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC266_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="s78_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="s79_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t40_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t410_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t411_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t412_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t413_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t414_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t415_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t41_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t42_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t43_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t44_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t45_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t46_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t47_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t48_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t49_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t50_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t510_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t511_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t512_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t513_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t514_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t515_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t51_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t52_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t53_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t54_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t55_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t56_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t57_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t58_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t59_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t60_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t610_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t611_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t612_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t613_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t614_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t615_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t61_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t62_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t63_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t64_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t65_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t66_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t67_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t68_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t69_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t70_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t710_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t711_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t712_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t713_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t714_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t715_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t71_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t72_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t73_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t74_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t75_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t76_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t77_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t78_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="t79_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_MEMctr1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_WBctr0_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="BUF_CPUID_EX_r10_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_r10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="BUF_CPUID_EX_r110_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_r110_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s511_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s411_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t711_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t611_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t211_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s711_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s611_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s211_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t411_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s311_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r111_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s512_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s412_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t712_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t612_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t212_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s712_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s612_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s212_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t412_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s312_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r112_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3423_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s513_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t713_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t613_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t213_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s713_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s613_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s213_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s313_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r113_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3425_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s514_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s414_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t714_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t614_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t214_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s714_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s614_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s214_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t414_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s314_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r114_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3427_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s515_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t715_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t615_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t215_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s715_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s615_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s215_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s115_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s315_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r115_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs516_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs416_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt716_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt616_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt216_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs716_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs616_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs216_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt416_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs316_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r116_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3431_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs517_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs417_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt717_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt617_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt217_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs717_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs617_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs217_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt417_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs317_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r117_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3433_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs518_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs418_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt718_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt618_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt218_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs718_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs618_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs218_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt418_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs318_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r118_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3435_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs519_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt719_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt619_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt219_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs719_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs619_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs219_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs319_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r119_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3437_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s51_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t71_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t61_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s71_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s61_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s31_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3439_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs520_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs420_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt720_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt620_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt220_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs720_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs620_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs220_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt420_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs320_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r120_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3441_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs521_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt721_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt621_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt221_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs721_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs621_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs221_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs321_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r121_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3443_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs522_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs422_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt722_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt622_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt222_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs722_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs622_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs222_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt422_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs322_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r122_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3445_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs523_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs423_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt723_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt623_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt223_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs723_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs623_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs223_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt423_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs323_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r123_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3447_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs524_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs424_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt724_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt624_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt224_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs724_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs624_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs224_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt424_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs324_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r124_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3449_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs525_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs425_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt725_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt625_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt225_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs725_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs625_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs225_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt425_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs125_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs325_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r125_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3451_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs526_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs426_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt726_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt626_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt226_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs726_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs626_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs226_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt426_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs126_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs326_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r126_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3453_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs527_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs427_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt727_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt627_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt227_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs727_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs627_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs227_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt427_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs127_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs327_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r127_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3455_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs528_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs428_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt728_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt628_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt228_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs728_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs628_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs228_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt428_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs128_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs328_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r128_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3457_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs529_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt729_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt629_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt229_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs729_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs629_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs229_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs129_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs329_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r129_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="BUF_CPUID_EX_r12_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_r12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3461_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs530_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs430_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt730_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt630_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt230_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs730_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs630_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs230_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt430_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs130_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs330_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r130_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3463_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs531_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs431_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt731_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt631_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt231_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs731_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs631_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs231_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt431_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs131_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs331_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r131_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3465_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s53_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s43_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t73_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t63_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s73_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s63_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t43_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s33_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3467_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s54_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s44_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t74_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t64_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s74_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s64_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t44_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s34_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3469_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s55_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s45_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t75_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t65_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s75_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s65_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t45_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s35_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3471_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s56_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s46_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t76_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t66_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s76_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s66_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t46_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s36_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3473_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s57_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t77_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t67_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s77_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s67_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s37_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3475_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s58_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s48_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t78_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t68_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s78_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s68_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t48_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s38_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3477_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s59_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s49_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t79_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t69_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s79_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s69_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t49_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s39_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUID_EX_r19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s00_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t00_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_0_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t310_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s210_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s010_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t010_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t210_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s310_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_10_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r210_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t311_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s211_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t211_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s311_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_11_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r211_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t312_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s212_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t212_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s312_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_12_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r212_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t313_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s213_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t213_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s313_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_13_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r213_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t314_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s214_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t214_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s314_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_14_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r214_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t115_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t315_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s215_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t215_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s115_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s315_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_15_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r215_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt316_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs216_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt216_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs316_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_16_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r216_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt317_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs217_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt217_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs317_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_17_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r217_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt318_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs218_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs018_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt018_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt218_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs318_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_18_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r218_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt319_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs219_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs019_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt019_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt219_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs319_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_19_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r219_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s01_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t01_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_1_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt320_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs220_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs020_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt020_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt220_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs320_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_20_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r220_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt321_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs221_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs021_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt021_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt221_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs321_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_21_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r221_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt322_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs222_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs022_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt022_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt222_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs322_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_22_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r222_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt323_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs223_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs023_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt023_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt223_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs323_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_23_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r223_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt324_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs224_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs024_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt024_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt224_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs324_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_24_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r224_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt125_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt325_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs225_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs025_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt025_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt225_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs125_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs325_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_25_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r225_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt126_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt326_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs226_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs026_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt026_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt226_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs126_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs326_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_26_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r226_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt127_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt327_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs227_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt227_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs127_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs327_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_27_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r227_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt128_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt328_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs228_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt228_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs128_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs328_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_28_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r228_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt129_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt329_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs229_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs029_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt029_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt229_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs129_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs329_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_29_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r229_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t32_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s02_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t02_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s32_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_2_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt130_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt330_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs230_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs030_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt030_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt230_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs130_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs330_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_30_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r230_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt131_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt331_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs231_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs031_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt031_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt231_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs131_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs331_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_31_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r231_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t33_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s03_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t03_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s33_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_3_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t34_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s04_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t04_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s34_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_4_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t35_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s05_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t05_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s35_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_5_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t36_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s06_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t06_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s36_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_6_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t37_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s07_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t07_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s37_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_7_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t38_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s08_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t08_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s38_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_8_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t39_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s09_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t09_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s39_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_9_SPECSIG"/></pterm><unmapped_eqn sigUse="19"><equation id="CPUID_EX_r29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rs0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI22_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rs1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI23_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rs2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI24_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rs3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI25_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rs4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_WBctr2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_0_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_10_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_11_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_12_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_13_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_14_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_15_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_16_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_17_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_18_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_19_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_20_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_21_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_22_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_23_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_24_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_25_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_26_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_27_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_28_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_29_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_30_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_31_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_3_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_4_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_5_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_6_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_7_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_8_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUDMmemory_9_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_28_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_29_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_30_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_31_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_4_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_5_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_6_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPURFmemory_7_9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem110_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem111_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem112_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem113_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem114_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem115_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem116_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem117_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem118_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem119_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem120_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem121_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem122_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem123_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem124_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem125_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem126_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem127_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem128_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem129_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem130_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem131_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r20_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r210_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem210_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r211_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem211_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r212_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem212_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r213_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem213_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r214_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem214_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r215_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem215_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r216_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem216_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r217_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem217_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r218_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem218_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r219_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem219_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r21_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r220_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem220_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r221_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem221_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r222_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem222_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r223_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem223_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r224_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem224_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r225_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem225_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r226_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem226_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r227_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem227_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r228_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem228_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r229_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem229_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r22_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r230_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem230_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r231_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem231_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r23_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r24_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r25_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r26_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r27_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r28_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_r29_SPECSIG"/><signal id="CPUEX_MEM_MEMctr0_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUmem29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs416_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs417_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs418_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs419_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs420_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs421_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs422_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs423_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs424_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs425_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs426_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs427_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs428_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs429_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs430_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs431_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs516_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs517_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs518_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs519_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs520_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs521_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs522_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs523_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs524_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs525_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs526_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs527_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs528_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs529_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs530_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs531_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs616_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs617_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs618_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs619_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs620_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs621_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs622_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs623_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs624_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs625_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs626_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs627_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs628_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs629_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs630_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs631_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs716_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs717_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs718_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs719_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs720_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs721_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs722_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs723_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs724_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs725_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs726_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs727_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs728_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs729_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs730_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUs731_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt416_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt417_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt418_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt419_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt420_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt421_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt422_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt423_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt424_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt425_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt426_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt427_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt428_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt429_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt430_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt431_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt516_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt517_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt518_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt519_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt520_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt521_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt522_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt523_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt524_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt525_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt526_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt527_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt528_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt529_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt530_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt531_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt616_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt617_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt618_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt619_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt620_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt621_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt622_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt623_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt624_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt625_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt626_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt627_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt628_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt629_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt630_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt631_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC259_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt716_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC258_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt717_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC257_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt718_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC256_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt719_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC255_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt720_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC254_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt721_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC280_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt722_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC279_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt723_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC278_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt724_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC277_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt725_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt726_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC169_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt727_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC276_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt728_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC273_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt729_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC263_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt730_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUMEM_WB_WBctr0_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC253_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUt731_SPECSIG" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_WBctr1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUEX_MEM_WBctr1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG"/><signal id="CPUI28_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_MEMctr0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUstallCPUstall_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUID_EX_WBctr1_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI11_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI12_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI13_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI6_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_extended6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI11_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rd0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI12_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rd1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI13_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rd2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUID_EX_rd4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres0_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres10_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres11_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres12_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres13_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres14_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres15_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres16_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres16_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres17_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres18_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres19_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres1_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres20_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres21_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres21_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres22_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres22_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres23_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres23_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres24_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres24_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres25_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres25_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres26_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres26_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres27_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres27_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres28_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres28_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres29_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres29_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres30_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres30_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres31_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres7_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres8_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres9_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="CPUMEM_WB_ALUres9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><fastsig signal="clkusr"/></clk><prld ptindx="GND"/></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis2_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis0_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis4_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="ssdin3ssdin&lt;3&gt;_D2_SPECSIG"/><signal id="ssdin2ssdin&lt;2&gt;_D2_SPECSIG"/><signal id="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn output="ON" sigUse="4"><equation id="ssddis6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="OpTxFX_DC525_SPECSIG"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="OpTxFX_DC525_SPECSIG" negated="ON"/><signal id="CPUstallCPUstall_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUIF_flushCPUIF_flush_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_STEP3479_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUCmpinb7CPUCmpinb&lt;7&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina7CPUCmpina&lt;7&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUCmpinb7CPUCmpinb&lt;7&gt;_D2_SPECSIG"/><signal id="CPUCmpina7CPUCmpina&lt;7&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUCmpinb6CPUCmpinb&lt;6&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina6CPUCmpina&lt;6&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUCmpinb6CPUCmpinb&lt;6&gt;_D2_SPECSIG"/><signal id="CPUCmpina6CPUCmpina&lt;6&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUCmpinb5CPUCmpinb&lt;5&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina5CPUCmpina&lt;5&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUCmpinb25CPUCmpinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUCmpina25CPUCmpina&lt;25&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUMEM_WB_MEMres0_SPECSIG" negated="ON"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUMEM_WB_MEMres0_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUMEM_WB_MEMres10_SPECSIG" negated="ON"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUMEM_WB_MEMres10_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUMEM_WB_MEMres2_SPECSIG" negated="ON"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUMEM_WB_MEMres2_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_ALUres0_SPECSIG" negated="ON"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/><signal id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="BUF_CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/><signal id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="BUF_CPUID_EX_r10_SPECSIG"/><signal id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUEX_MEM_ALUres10_SPECSIG" negated="ON"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/><signal id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="BUF_CPUID_EX_r110_SPECSIG" negated="ON"/><signal id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/><signal id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="BUF_CPUID_EX_r110_SPECSIG"/><signal id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/><signal id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="BUF_CPUID_EX_r12_SPECSIG" negated="ON"/><signal id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/><signal id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_25"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="BUF_CPUID_EX_r12_SPECSIG"/><signal id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="23"><equation id="OpTxFX_DC525UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres7_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t37_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s07_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t07_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s37_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_7_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb7CPUCmpinb&lt;7&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxINV48_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="OpTxFX_DC90UIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUIDFr2ctrl110CPUIDFr2ctrl&lt;1&gt;10_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI17_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI19_SPECSIG"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI20_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="13"><equation id="OpTxINV48UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUMEM_WB_WBctr2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI17_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI19_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI20_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUIDFr2ctrl110CPUIDFr2ctrl&lt;1&gt;10_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI23_SPECSIG"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI24_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI22_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI25_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI22_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI23_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI24_SPECSIG"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI25_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="OpTxINV47UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUMEM_WB_WBctr2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI20_SPECSIG"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI17_SPECSIG"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI19_SPECSIG"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3473_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s57_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s47_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t77_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t67_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s77_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s67_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_7_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t47_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s37_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina7CPUCmpina&lt;7&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s07_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t57_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t37_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t07_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_7_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3473UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres6_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t36_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s06_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t06_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s36_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_6_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb6CPUCmpinb&lt;6&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3471_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s56_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s46_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t76_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t66_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s76_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s66_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_6_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t46_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s36_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina6CPUCmpina&lt;6&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s06_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t56_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t36_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t06_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_6_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3471UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres5_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t35_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s05_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t05_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s35_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_5_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb5CPUCmpinb&lt;5&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3469_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s55_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s45_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t75_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t65_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s75_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s65_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_5_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t45_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s35_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina5CPUCmpina&lt;5&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s05_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t55_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t35_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t05_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_5_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3469UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres25_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres25_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt125_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt325_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs225_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs025_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt025_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt225_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs125_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs325_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_25_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb25CPUCmpinb&lt;25&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3449_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs525_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs425_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt725_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt625_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt225_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs725_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs625_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_25_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs225_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt425_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs125_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs325_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina25CPUCmpina&lt;25&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs025_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt525_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt125_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt325_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt025_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_25_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3449UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUCmpinb5CPUCmpinb&lt;5&gt;_D2_SPECSIG"/><signal id="CPUCmpina5CPUCmpina&lt;5&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUCmpinb31CPUCmpinb&lt;31&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina31CPUCmpina&lt;31&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUCmpinb31CPUCmpinb&lt;31&gt;_D2_SPECSIG"/><signal id="CPUCmpina31CPUCmpina&lt;31&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUCmpina1CPUCmpina&lt;1&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb1CPUCmpinb&lt;1&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUCmpina1CPUCmpina&lt;1&gt;_D2_SPECSIG"/><signal id="CPUCmpinb1CPUCmpinb&lt;1&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUCmpina21CPUCmpina&lt;21&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb21CPUCmpinb&lt;21&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUCmpina21CPUCmpina&lt;21&gt;_D2_SPECSIG"/><signal id="CPUCmpinb21CPUCmpinb&lt;21&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUCmpina9CPUCmpina&lt;9&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpinb9CPUCmpinb&lt;9&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUCmpina9CPUCmpina&lt;9&gt;_D2_SPECSIG"/><signal id="CPUCmpinb9CPUCmpinb&lt;9&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUCmpinb29CPUCmpinb&lt;29&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina29CPUCmpina&lt;29&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUCmpinb29CPUCmpinb&lt;29&gt;_D2_SPECSIG"/><signal id="CPUCmpina29CPUCmpina&lt;29&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUCmpinb30CPUCmpinb&lt;30&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina30CPUCmpina&lt;30&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUCmpinb30CPUCmpinb&lt;30&gt;_D2_SPECSIG"/><signal id="CPUCmpina30CPUCmpina&lt;30&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUCmpinb28CPUCmpinb&lt;28&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina28CPUCmpina&lt;28&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUCmpinb28CPUCmpinb&lt;28&gt;_D2_SPECSIG"/><signal id="CPUCmpina28CPUCmpina&lt;28&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUCmpinb27CPUCmpinb&lt;27&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina27CPUCmpina&lt;27&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUCmpinb27CPUCmpinb&lt;27&gt;_D2_SPECSIG"/><signal id="CPUCmpina27CPUCmpina&lt;27&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUCmpinb20CPUCmpinb&lt;20&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina20CPUCmpina&lt;20&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUCmpinb20CPUCmpinb&lt;20&gt;_D2_SPECSIG"/><signal id="CPUCmpina20CPUCmpina&lt;20&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUCmpinb22CPUCmpinb&lt;22&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina22CPUCmpina&lt;22&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUCmpinb22CPUCmpinb&lt;22&gt;_D2_SPECSIG"/><signal id="CPUCmpina22CPUCmpina&lt;22&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUCmpinb18CPUCmpinb&lt;18&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina18CPUCmpina&lt;18&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUCmpinb18CPUCmpinb&lt;18&gt;_D2_SPECSIG"/><signal id="CPUCmpina18CPUCmpina&lt;18&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_24"><signal id="CPUCmpinb19CPUCmpinb&lt;19&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina19CPUCmpina&lt;19&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="CPUCmpinb19CPUCmpinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUCmpina19CPUCmpina&lt;19&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_26"><signal id="CPUCmpinb23CPUCmpinb&lt;23&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina23CPUCmpina&lt;23&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_27"><signal id="CPUCmpinb23CPUCmpinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUCmpina23CPUCmpina&lt;23&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_28"><signal id="CPUCmpinb24CPUCmpinb&lt;24&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina24CPUCmpina&lt;24&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_29"><signal id="CPUCmpinb24CPUCmpinb&lt;24&gt;_D2_SPECSIG"/><signal id="CPUCmpina24CPUCmpina&lt;24&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_30"><signal id="CPUCmpinb26CPUCmpinb&lt;26&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina26CPUCmpina&lt;26&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_31"><signal id="CPUCmpinb26CPUCmpinb&lt;26&gt;_D2_SPECSIG"/><signal id="CPUCmpina26CPUCmpina&lt;26&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_32"><signal id="CPUCmpinb25CPUCmpinb&lt;25&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina25CPUCmpina&lt;25&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_33"><signal id="CPUCmpinb8CPUCmpinb&lt;8&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina8CPUCmpina&lt;8&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_34"><signal id="CPUCmpinb8CPUCmpinb&lt;8&gt;_D2_SPECSIG"/><signal id="CPUCmpina8CPUCmpina&lt;8&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_35"><signal id="CPUCmpinb15CPUCmpinb&lt;15&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina15CPUCmpina&lt;15&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_36"><signal id="CPUCmpinb15CPUCmpinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUCmpina15CPUCmpina&lt;15&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_37"><signal id="CPUCmpinb17CPUCmpinb&lt;17&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina17CPUCmpina&lt;17&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_38"><signal id="CPUCmpinb17CPUCmpinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUCmpina17CPUCmpina&lt;17&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_39"><signal id="CPUCmpinb16CPUCmpinb&lt;16&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina16CPUCmpina&lt;16&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_40"><signal id="CPUCmpinb16CPUCmpinb&lt;16&gt;_D2_SPECSIG"/><signal id="CPUCmpina16CPUCmpina&lt;16&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_41"><signal id="CPUCmpinb12CPUCmpinb&lt;12&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina12CPUCmpina&lt;12&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_42"><signal id="CPUCmpinb12CPUCmpinb&lt;12&gt;_D2_SPECSIG"/><signal id="CPUCmpina12CPUCmpina&lt;12&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_43"><signal id="CPUCmpinb11CPUCmpinb&lt;11&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina11CPUCmpina&lt;11&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_44"><signal id="CPUCmpinb11CPUCmpinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUCmpina11CPUCmpina&lt;11&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_45"><signal id="CPUCmpinb13CPUCmpinb&lt;13&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina13CPUCmpina&lt;13&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_46"><signal id="CPUCmpinb13CPUCmpinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUCmpina13CPUCmpina&lt;13&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_47"><signal id="CPUCmpinb14CPUCmpinb&lt;14&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina14CPUCmpina&lt;14&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_48"><signal id="CPUCmpinb14CPUCmpinb&lt;14&gt;_D2_SPECSIG"/><signal id="CPUCmpina14CPUCmpina&lt;14&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_49"><signal id="CPUCmpinb4CPUCmpinb&lt;4&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina4CPUCmpina&lt;4&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_50"><signal id="CPUCmpinb4CPUCmpinb&lt;4&gt;_D2_SPECSIG"/><signal id="CPUCmpina4CPUCmpina&lt;4&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_51"><signal id="CPUCmpinb3CPUCmpinb&lt;3&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUCmpina3CPUCmpina&lt;3&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_52"><signal id="CPUCmpinb3CPUCmpinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUCmpina3CPUCmpina&lt;3&gt;_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3479UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/><eq_pterm ptindx="INPUTPINS_1_27"/><eq_pterm ptindx="INPUTPINS_1_28"/><eq_pterm ptindx="INPUTPINS_1_29"/><eq_pterm ptindx="INPUTPINS_1_30"/><eq_pterm ptindx="INPUTPINS_1_31"/><eq_pterm ptindx="INPUTPINS_1_32"/><eq_pterm ptindx="INPUTPINS_1_33"/><eq_pterm ptindx="INPUTPINS_1_34"/><eq_pterm ptindx="INPUTPINS_1_35"/><eq_pterm ptindx="INPUTPINS_1_36"/><eq_pterm ptindx="INPUTPINS_1_37"/><eq_pterm ptindx="INPUTPINS_1_38"/><eq_pterm ptindx="INPUTPINS_1_39"/><eq_pterm ptindx="INPUTPINS_1_40"/><eq_pterm ptindx="INPUTPINS_1_41"/><eq_pterm ptindx="INPUTPINS_1_42"/><eq_pterm ptindx="INPUTPINS_1_43"/><eq_pterm ptindx="INPUTPINS_1_44"/><eq_pterm ptindx="INPUTPINS_1_45"/><eq_pterm ptindx="INPUTPINS_1_46"/><eq_pterm ptindx="INPUTPINS_1_47"/><eq_pterm ptindx="INPUTPINS_1_48"/><eq_pterm ptindx="INPUTPINS_1_49"/><eq_pterm ptindx="INPUTPINS_1_50"/><eq_pterm ptindx="INPUTPINS_1_51"/><eq_pterm ptindx="INPUTPINS_1_52"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres31_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt131_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt331_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs231_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs031_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt031_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt231_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs131_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs331_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb31CPUCmpinb&lt;31&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3463_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs531_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs431_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt731_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt631_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt231_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs731_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs631_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs231_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt431_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs131_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs331_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina31CPUCmpina&lt;31&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs031_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt531_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt131_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt331_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt031_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_31_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3463UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3437_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s51_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s41_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t71_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t61_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s71_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s61_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_1_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t41_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s31_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina1CPUCmpina&lt;1&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s01_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t51_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t01_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_1_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3437UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres1_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres1_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s01_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t01_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s31_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_1_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb1CPUCmpinb&lt;1&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3441_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs521_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs421_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt721_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt621_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt221_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs721_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs621_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_21_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs221_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt421_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs121_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs321_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina21CPUCmpina&lt;21&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs021_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt521_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt321_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt021_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_21_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3441UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres21_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres21_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt121_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt321_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs221_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs021_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt021_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt221_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs121_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs321_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_21_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb21CPUCmpinb&lt;21&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3477_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s59_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s49_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t79_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t69_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s79_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s69_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_9_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t49_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s39_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina9CPUCmpina&lt;9&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s09_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t59_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t39_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t09_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_9_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3477UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres9_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t39_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s09_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t09_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s39_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_9_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb9CPUCmpinb&lt;9&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres29_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres29_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt129_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt329_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs229_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs029_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt029_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt229_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs129_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs329_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_29_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb29CPUCmpinb&lt;29&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3457_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs529_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs429_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt729_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt629_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt229_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs729_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs629_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_29_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs229_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt429_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs129_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs329_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina29CPUCmpina&lt;29&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs029_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt529_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt129_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt329_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt029_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_29_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3457UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres30_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres30_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt130_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt330_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs230_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs030_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt030_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt230_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs130_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs330_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb30CPUCmpinb&lt;30&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3461_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs530_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs430_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt730_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt630_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt230_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs730_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs630_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_30_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs230_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt430_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs130_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs330_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina30CPUCmpina&lt;30&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs030_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt530_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt130_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt330_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt030_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_30_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3461UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres28_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt128_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt328_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs228_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs028_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt028_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt228_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs128_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs328_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb28CPUCmpinb&lt;28&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3455_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs528_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs428_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt728_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt628_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt228_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs728_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs628_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs228_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt428_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs128_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs328_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina28CPUCmpina&lt;28&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt528_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt128_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt328_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt028_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_28_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3455UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres27_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres27_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt127_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt327_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs227_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs027_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt027_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt227_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs127_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs327_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_27_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb27CPUCmpinb&lt;27&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3453_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs527_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs427_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt727_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt627_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt227_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs727_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs627_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_27_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs227_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt427_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs127_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs327_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina27CPUCmpina&lt;27&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt527_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt127_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt327_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt027_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_27_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3453UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres20_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt120_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt320_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs220_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs020_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt020_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt220_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs120_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs320_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb20CPUCmpinb&lt;20&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3439_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs520_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs420_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt720_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt620_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt220_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs720_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs620_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_20_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs220_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt420_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs120_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs320_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina20CPUCmpina&lt;20&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs020_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt520_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt320_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt020_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_20_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3439UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres22_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt122_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt322_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs222_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs022_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt022_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt222_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs122_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs322_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb22CPUCmpinb&lt;22&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3443_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs522_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs422_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt722_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt622_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt222_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs722_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs622_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_22_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs222_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt422_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs122_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs322_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina22CPUCmpina&lt;22&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs022_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt522_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt322_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt022_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_22_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3443UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres18_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt118_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt318_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs218_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs018_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt018_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt218_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs118_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs318_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb18CPUCmpinb&lt;18&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3433_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs518_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs418_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt718_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt618_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt218_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs718_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs618_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs218_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt418_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs118_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs318_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina18CPUCmpina&lt;18&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs018_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt518_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt318_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt018_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_18_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3433UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres19_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres19_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt119_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt319_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs219_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs019_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt019_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt219_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs119_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs319_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_19_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb19CPUCmpinb&lt;19&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3435_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs519_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs419_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt719_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt619_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt219_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs719_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs619_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_19_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs219_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt419_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs119_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs319_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina19CPUCmpina&lt;19&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs019_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt519_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt319_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt019_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_19_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3435UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres23_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres23_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt123_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt323_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs223_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs023_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt023_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt223_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs123_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs323_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb23CPUCmpinb&lt;23&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3445_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs523_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs423_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt723_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt623_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt223_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs723_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs623_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs223_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt423_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs123_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs323_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina23CPUCmpina&lt;23&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs023_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt523_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt323_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt023_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_23_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3445UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres24_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt124_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt324_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs224_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs024_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt024_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt224_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs124_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs324_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb24CPUCmpinb&lt;24&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3447_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs524_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs424_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt724_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt624_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt224_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs724_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs624_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs224_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt424_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs124_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs324_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina24CPUCmpina&lt;24&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs024_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt524_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt324_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt024_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_24_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3447UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres26_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt126_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt326_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs226_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs026_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt026_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt226_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs126_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs326_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_26_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb26CPUCmpinb&lt;26&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3451_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs526_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs426_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt726_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt626_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt226_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs726_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs626_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_26_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs226_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt426_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs126_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs326_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina26CPUCmpina&lt;26&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs026_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt526_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt126_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt326_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt026_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_26_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3451UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres8_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t38_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s08_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t08_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t28_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s18_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s38_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_8_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb8CPUCmpinb&lt;8&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3475_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s58_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s48_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t78_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t68_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s78_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s68_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_8_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s28_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t48_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s18_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s38_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina8CPUCmpina&lt;8&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s08_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t58_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t38_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t08_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_8_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3475UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres15_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres15_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t115_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t315_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s215_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s015_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t015_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t215_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s115_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s315_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_15_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb15CPUCmpinb&lt;15&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3427_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s515_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s415_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t715_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t615_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t215_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s715_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s615_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_15_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s215_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t415_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s115_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s315_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina15CPUCmpina&lt;15&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t515_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t115_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t315_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_15_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3427UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres17_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres17_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt117_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt317_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs217_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs017_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt017_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt217_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs117_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs317_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_17_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb17CPUCmpinb&lt;17&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3431_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs517_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs417_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt717_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt617_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt217_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs717_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs617_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_17_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs217_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt417_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs117_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs317_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina17CPUCmpina&lt;17&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt517_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt317_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_17_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3431UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres16_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt116_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt316_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs216_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs016_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt016_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUt216_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs116_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUs316_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_16_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb16CPUCmpinb&lt;16&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs516_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs416_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt716_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt616_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt216_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs716_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs616_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_16_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs216_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt416_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs116_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs316_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina16CPUCmpina&lt;16&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUs016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt516_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt316_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUt016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_16_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3429UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres12_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t112_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t312_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s212_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s012_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t012_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t212_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s112_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s312_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb12CPUCmpinb&lt;12&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s512_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s412_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t712_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t612_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t212_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s712_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s612_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_12_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s212_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t412_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s112_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s312_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina12CPUCmpina&lt;12&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t512_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t312_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_12_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3421UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres11_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres11_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t111_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t311_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s211_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s011_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t011_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t211_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s111_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s311_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_11_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb11CPUCmpinb&lt;11&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s511_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s411_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t711_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t611_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t211_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s711_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s611_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_11_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s211_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t411_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s111_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s311_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina11CPUCmpina&lt;11&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t511_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t311_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_11_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3419UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres13_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres13_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t113_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t313_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s213_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s013_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t013_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t213_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s113_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s313_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb13CPUCmpinb&lt;13&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3423_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s513_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s413_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t713_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t613_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t213_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s713_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s613_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s213_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t413_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s113_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s313_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina13CPUCmpina&lt;13&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t513_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t313_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_13_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3423UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres14_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t114_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t314_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s214_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s014_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t014_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t214_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s114_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s314_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb14CPUCmpinb&lt;14&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3425_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s514_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s414_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t714_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t614_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t214_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s714_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s614_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s214_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t414_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s114_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s314_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina14CPUCmpina&lt;14&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t514_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t314_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_14_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3425UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres4_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t34_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s04_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t04_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t24_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s14_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s34_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_4_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb4CPUCmpinb&lt;4&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3467_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s54_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s44_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t74_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t64_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s74_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s64_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_4_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s24_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t44_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s14_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s34_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina4CPUCmpina&lt;4&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s04_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t54_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t34_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t04_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_4_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3467UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres3_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t33_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s03_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t03_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t23_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s13_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s33_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_3_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb3CPUCmpinb&lt;3&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/><signal id="OpTxBIN_OR3465_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s53_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s43_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t73_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t63_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s73_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s63_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_3_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s23_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t43_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s13_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s33_SPECSIG"/><signal id="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV47_SPECSIG"/></pterm><unmapped_eqn sigUse="28"><equation id="CPUCmpina3CPUCmpina&lt;3&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s03_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t53_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t33_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t03_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_3_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3465UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s50_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s40_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t70_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t60_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s70_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s60_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t40_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s30_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="BUF_CPUID_EX_r10UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s00_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t50_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t00_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_0_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3415UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres0_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s00_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t00_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t20_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s30_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_0_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3417_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s510_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s410_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t710_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t610_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t210_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s710_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s610_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s210_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t410_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s310_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="BUF_CPUID_EX_r110UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s010_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t510_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t310_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t010_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_10_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3417UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres10_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t110_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t310_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s210_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s010_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t010_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t210_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s110_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s310_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_10_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="OpTxBIN_OR3459_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_29_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s52_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_25_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_28_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s42_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t72_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t62_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_31_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s72_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_27_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_30_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s62_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_26_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t42_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s32_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="BUF_CPUID_EX_r12UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPURFmemory_24_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="s02_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t52_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_5_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_7_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t32_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_6_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_4_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="t02_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_2_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3459UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_MEMres2_SPECSIG"/><signal id="OpTxINV48_SPECSIG"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="OpTxINV48_SPECSIG" negated="ON"/><signal id="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_25_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_27_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t32_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_24_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPURFmemory_26_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s02_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t02_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="t22_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_2_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_3_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s12_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="s32_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPURFmemory_1_2_SPECSIG"/><signal id="OpTxFX_DC90_SPECSIG"/></pterm><unmapped_eqn sigUse="24"><equation id="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_MEMctr1_SPECSIG"/><signal id="CPUHDstall1CPUHDstall1_D2_SPECSIG"/><signal id="OpTxFX_DC510_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUHDstall1CPUHDstall1_D2_SPECSIG"/><signal id="OpTxFX_DC510_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC544_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC538_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC388_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC509_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC508_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC507_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC160_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_24"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_25"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG" negated="ON"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG"/><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="31"><equation id="CPUstallCPUstall_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG"/><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="OpTxFX_DC160UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG"/><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="OpTxFX_DC544UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_DC388UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="11"><equation id="OpTxFX_DC538UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_DC509UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_DC508UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_DC507UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI16_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI16_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI16_SPECSIG"/><signal id="CPUI20_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUI16_SPECSIG"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUI16_SPECSIG" negated="ON"/><signal id="CPUI20_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/><signal id="OpTxFX_DC545_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/><signal id="CPUID_EX_rt1_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/><signal id="CPUID_EX_rt1_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd1_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="CPUI21_SPECSIG"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd1_SPECSIG"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="CPUI21_SPECSIG" negated="ON"/><signal id="CPUI22_SPECSIG" negated="ON"/><signal id="CPUI25_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC352_SPECSIG"/></pterm><unmapped_eqn sigUse="15"><equation id="CPUHDstall1CPUHDstall1_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG" negated="ON"/><signal id="CPUID_EX_WBctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="CPUID_EX_rd2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI23_SPECSIG" negated="ON"/><signal id="CPUI24_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI23_SPECSIG"/><signal id="CPUI24_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_WBctr0_SPECSIG"/><signal id="CPUID_EX_rd2_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="OpTxFX_SC352UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/><signal id="CPUID_EX_rt3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/><signal id="CPUID_EX_rt3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUI17_SPECSIG"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG"/><signal id="CPUID_EX_rd2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUI17_SPECSIG" negated="ON"/><signal id="CPUI19_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="OpTxFX_DC545UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr0_SPECSIG"/><signal id="CPUID_EX_rd0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd2_SPECSIG" negated="ON"/><signal id="CPUID_EX_rd4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_DC510UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUI31_SPECSIG" negated="ON"/><signal id="CPUI26_SPECSIG" negated="ON"/><signal id="CPUI27_SPECSIG"/><signal id="CPUI29_SPECSIG" negated="ON"/><signal id="CPUI28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUJumpCPUJump_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUID_EX_rs4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUID_EX_rs3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUID_EX_rs1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUMEM_WB_regres2_SPECSIG"/><signal id="CPUID_EX_rs2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUID_EX_rs0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="14"><equation id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUID_EX_rs0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUID_EX_rs4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUID_EX_rs1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_regres2_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_regres2_SPECSIG"/><signal id="CPUID_EX_rs2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUID_EX_rs3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUID_EX_rs3_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres2_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC115UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG" negated="ON"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="OpTxINV45UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina2CPUALUina&lt;2&gt;_D22081__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r12_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina2CPUALUina&lt;2&gt;_D22081_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUMEM_WB_regres3_SPECSIG"/><signal id="CPUID_EX_rt3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUMEM_WB_regres4_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUMEM_WB_regres0_SPECSIG"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUMEM_WB_regres1_SPECSIG"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUMEM_WB_regres0_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres3_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_regres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="13"><equation id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_regres2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_regres0_SPECSIG"/><signal id="CPUID_EX_rt0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_regres0_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_regres1_SPECSIG"/><signal id="CPUID_EX_rt1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_regres1_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_regres4_SPECSIG"/><signal id="CPUID_EX_rt4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_regres4_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_regres3_SPECSIG"/><signal id="CPUID_EX_rt3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_regres3_SPECSIG" negated="ON"/><signal id="CPUID_EX_rt3_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_WBctr0_SPECSIG"/><signal id="CPUEX_MEM_MEMctr1_SPECSIG" negated="ON"/><signal id="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" negated="ON"/><signal id="CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="5"><equation id="OpTxINV46UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_extended0_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr2_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended3_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended4_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended5_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUALUctr1CPUALUctr&lt;1&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr2_SPECSIG"/><signal id="CPUID_EX_EXctr3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_extended0_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr3_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended5_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUctr2CPUALUctr&lt;2&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_extended0_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr3_SPECSIG"/><signal id="CPUID_EX_extended3_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_extended0_SPECSIG"/><signal id="CPUID_EX_extended1_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended2_SPECSIG"/><signal id="CPUID_EX_EXctr2_SPECSIG" negated="ON"/><signal id="CPUID_EX_EXctr3_SPECSIG"/><signal id="CPUID_EX_extended3_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended4_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended5_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUALUctr0CPUALUctr&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r11_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres1_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r21_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres1_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb1CPUALUinb&lt;1&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres1_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC117UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended0_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r20_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC118UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUEX_MEM_ALUres0_SPECSIG" negated="ON"/><signal id="CPUID_EX_extended0_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended0_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV45_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended0_SPECSIG"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended0_SPECSIG"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres0_SPECSIG" negated="ON"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres0_SPECSIG" negated="ON"/><signal id="CPUID_EX_r20_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r20_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV45_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUID_EX_r20_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUID_EX_r20_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxINV45_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="OpTxFX_DC118_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres0_SPECSIG"/><signal id="CPUID_EX_r10_SPECSIG" negated="ON"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r13_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r23_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb3CPUALUinb&lt;3&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres3_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC114UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina4CPUALUina&lt;4&gt;_D22084__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r14_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina4CPUALUina&lt;4&gt;_D22084_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres4_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC113UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r15_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r25_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb5CPUALUinb&lt;5&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres5_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC112UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="OpTxFX_DC115_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r22_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina6CPUALUina&lt;6&gt;_D22086__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r26_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r16_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina6CPUALUina&lt;6&gt;_D22086_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres6_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC111UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres10_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC108UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres11_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC107UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres12_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC105UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres13_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC104UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres14_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres15_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC103UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres16_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC102UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres17_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC101UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres18_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC100UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres19_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC99UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres20_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC98UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres21_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC97UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres22_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC123UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres23_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC122UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres24_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC121UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres25_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC120UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres26_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres27_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC124UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres28_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC119UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres29_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC116UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres30_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC106UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres31_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC96UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres7_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC110UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres8_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC109UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres9_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina31CPUALUina&lt;31&gt;_D22101__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r231_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC96_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r131_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres31_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina31CPUALUina&lt;31&gt;_D22101_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r129_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres29_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r229_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres29_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb29CPUALUinb&lt;29&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended28_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r228_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina28CPUALUina&lt;28&gt;_D22079__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r228_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r128_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina28CPUALUina&lt;28&gt;_D22079_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r227_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres27_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb27CPUALUinb&lt;27&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r127_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres27_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina24CPUALUina&lt;24&gt;_D22075__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r124_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina24CPUALUina&lt;24&gt;_D22075_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r123_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres23_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r223_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres23_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb23CPUALUinb&lt;23&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina20CPUALUina&lt;20&gt;_D22071__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r120_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina20CPUALUina&lt;20&gt;_D22071_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r119_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres19_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC99_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r219_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres19_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb19CPUALUinb&lt;19&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina16CPUALUina&lt;16&gt;_D22066__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r116_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina16CPUALUina&lt;16&gt;_D22066_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r115_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres15_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC103_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r215_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres15_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb15CPUALUinb&lt;15&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r214_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina12CPUALUina&lt;12&gt;_D22062__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r112_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina12CPUALUina&lt;12&gt;_D22062_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r211_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres11_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb11CPUALUinb&lt;11&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r111_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC107_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres11_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r210_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r29_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina10CPUALUina&lt;10&gt;_D22060__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r210_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r110_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina10CPUALUina&lt;10&gt;_D22060_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina9CPUALUina&lt;9&gt;_D22089__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r29_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r19_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina9CPUALUina&lt;9&gt;_D22089_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r28_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r27_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina8CPUALUina&lt;8&gt;_D22088__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r28_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r18_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina8CPUALUina&lt;8&gt;_D22088_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina7CPUALUina&lt;7&gt;_D22087__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r27_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r17_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina7CPUALUina&lt;7&gt;_D22087_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended6_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r26_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended4_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC113_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r24_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina14CPUALUina&lt;14&gt;_D22064__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r214_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r114_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina14CPUALUina&lt;14&gt;_D22064_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r113_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres13_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC104_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r213_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres13_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb13CPUALUinb&lt;13&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina18CPUALUina&lt;18&gt;_D22068__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r118_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina18CPUALUina&lt;18&gt;_D22068_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r117_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres17_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC101_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r217_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres17_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb17CPUALUinb&lt;17&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina22CPUALUina&lt;22&gt;_D22073__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r122_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina22CPUALUina&lt;22&gt;_D22073_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r121_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres21_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC97_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r221_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres21_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb21CPUALUinb&lt;21&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUina26CPUALUina&lt;26&gt;_D22077__SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_DUIM_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r126_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="CPUALUina26CPUALUina&lt;26&gt;_D22077_UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r125_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres25_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r225_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres25_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb25CPUALUinb&lt;25&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_r130_SPECSIG"/><signal id="OpTxINV45_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres30_SPECSIG"/><signal id="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV45_SPECSIG"/></pterm><unmapped_eqn sigUse="6"><equation id="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_DUIM_SPECSIG" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC106_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r230_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres30_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="CPUALUinb30CPUALUinb&lt;30&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC109_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r28_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres8_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC110_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r27_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres7_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended6_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC111_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r26_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC108_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r210_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres10_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r29_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres9_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="12"><equation id="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended12_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC105_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r212_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres12_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="11"><equation id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended16_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC102_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r216_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres16_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r214_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres14_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="17"><equation id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended20_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC98_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r220_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended18_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres20_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC100_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r218_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres18_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended24_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC121_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r224_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended22_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres24_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC123_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r222_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres22_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended28_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="OpTxFX_DC119_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r228_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUID_EX_EXctr1_SPECSIG"/><signal id="CPUID_EX_extended26_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG"/><signal id="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG"/><signal id="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres28_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUID_EX_r226_SPECSIG"/><signal id="OpTxINV46_SPECSIG" negated="ON"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUID_EX_EXctr1_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres26_SPECSIG"/><signal id="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG"/><signal id="OpTxINV46_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG"/><signal id="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="18"><equation id="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC275UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres10_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres10_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC265UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres11_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres11_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC264UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres12_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres12_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC262UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres13_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres13_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC261UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres15_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres15_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC260UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres1_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC274UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres2_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC272UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres3_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC271UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC270UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres5_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC269UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres6_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres6_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC268UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres7_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC267UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres8_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres8_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC266UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_0_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3351UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem110_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem210_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_10_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3353UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem111_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem211_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_11_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3355UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem112_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem212_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_12_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3357UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem113_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem213_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_13_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3359UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem114_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem214_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_14_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3361UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem115_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem215_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_15_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3363UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem116_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem216_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_16_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3365UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem117_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem217_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_17_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3367UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem118_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem218_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_18_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3369UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem119_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem219_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_19_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3371UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_1_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3373UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem120_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem220_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_20_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_20_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3375UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem121_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem221_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_21_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_21_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3377UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem122_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem222_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_22_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3379UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem123_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem223_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_23_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3381UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem124_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem224_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_24_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3383UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem125_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem225_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_25_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3385UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem126_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem226_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_26_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3387UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem127_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem227_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_27_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3389UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem128_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem228_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_28_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3391UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem129_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem229_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_29_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3393UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem22_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_2_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3395UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem130_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem230_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_30_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_30_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3397UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem131_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem231_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_31_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_31_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3399UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem13_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem23_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_3_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3401UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem14_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem24_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_4_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3403UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem15_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem25_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_5_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3405UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem16_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem26_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_6_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3407UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem17_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem27_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_7_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3409UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem18_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem28_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_8_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_8_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3411UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem19_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_4_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_11_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_24_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG"/><signal id="CPUDMmemory_16_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_0_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_5_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_6_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_3_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUmem29_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_9_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="CPUEX_MEM_ALUres2_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_8_9_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="CPUEX_MEM_ALUres2_SPECSIG"/><signal id="CPUEX_MEM_ALUres3_SPECSIG" negated="ON"/><signal id="CPUEX_MEM_ALUres4_SPECSIG"/><signal id="CPUEX_MEM_ALUres5_SPECSIG"/><signal id="CPUEX_MEM_ALUres6_SPECSIG" negated="ON"/><signal id="CPUDMmemory_13_9_SPECSIG"/></pterm><unmapped_eqn sigUse="18"><equation id="OpTxBIN_OR3413UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres27_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres27_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC169UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres16_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres16_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC259UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres17_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres17_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC258UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres18_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres18_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC257UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres19_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres19_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC256UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres20_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres20_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC255UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres21_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres21_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC254UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres22_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres22_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC280UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres23_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres23_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC279UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres24_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres24_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC278UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres25_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres25_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC277UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres28_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres28_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC276UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres29_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres29_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC273UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres30_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres30_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC263UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="CPUMEM_WB_WBctr1_SPECSIG" negated="ON"/><signal id="CPUMEM_WB_MEMres31_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="CPUMEM_WB_WBctr1_SPECSIG"/><signal id="CPUMEM_WB_ALUres31_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="OpTxFX_DC253UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t31_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t79_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s01_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s11_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s21_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s49_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s59_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s69_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s31_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s09_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s19_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s29_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s39_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="OpTxBIN_STEP3484_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="OpTxBIN_STEP3483_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="ssdin1ssdin&lt;1&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="t71_SPECSIG"/><signal id="OpTxFX_SC452_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="s25_SPECSIG"/><signal id="OpTxFX_SC472_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="s61_SPECSIG"/><signal id="OpTxFX_SC439_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="s65_SPECSIG"/><signal id="OpTxFX_SC465_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="s71_SPECSIG"/><signal id="OpTxFX_SC429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="s15_SPECSIG"/><signal id="OpTxFX_SC450_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="t013_SPECSIG"/><signal id="OpTxFX_SC455_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="s55_SPECSIG"/><signal id="OpTxFX_SC451_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="t213_SPECSIG"/><signal id="OpTxFX_SC443_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="s35_SPECSIG"/><signal id="OpTxFX_SC405_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="t113_SPECSIG"/><signal id="OpTxFX_SC454_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="s75_SPECSIG"/><signal id="OpTxFX_SC470_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="t313_SPECSIG"/><signal id="OpTxFX_SC441_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="t09_SPECSIG"/><signal id="OpTxFX_SC412_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="s013_SPECSIG"/><signal id="OpTxFX_SC449_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="t49_SPECSIG"/><signal id="OpTxFX_SC485_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="s213_SPECSIG"/><signal id="OpTxFX_SC438_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="t29_SPECSIG"/><signal id="OpTxFX_SC408_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="s113_SPECSIG"/><signal id="OpTxFX_SC446_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="t69_SPECSIG"/><signal id="OpTxFX_SC487_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="s313_SPECSIG"/><signal id="OpTxFX_SC437_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="t19_SPECSIG"/><signal id="OpTxFX_SC411_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="t01_SPECSIG"/><signal id="OpTxFX_SC433_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="t59_SPECSIG"/><signal id="OpTxFX_SC488_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="t21_SPECSIG"/><signal id="OpTxFX_SC417_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="t39_SPECSIG"/><signal id="OpTxFX_SC409_SPECSIG"/></pterm><pterm id="INPUTPINS_1_27"><signal id="t11_SPECSIG"/><signal id="OpTxFX_SC431_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3484UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/><eq_pterm ptindx="INPUTPINS_1_27"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC452UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC472UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="OpTxFX_SC130UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC439UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC465UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC429UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC450UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC455UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC451UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC443UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC405UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC454UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC470UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC441UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC412UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC449UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC485UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC438UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC408UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC446UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC487UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC437UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC411UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC433UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC488UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC417UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC409UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC431UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="s51_SPECSIG"/><signal id="OpTxFX_SC476_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="t513_SPECSIG"/><signal id="OpTxFX_SC406_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="s513_SPECSIG"/><signal id="OpTxFX_SC471_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="t51_SPECSIG"/><signal id="OpTxFX_SC481_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout1_SPECSIG"/><signal id="OpTxFX_SC486_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="t413_SPECSIG"/><signal id="OpTxFX_SC428_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="t05_SPECSIG"/><signal id="OpTxFX_SC421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="s413_SPECSIG"/><signal id="OpTxFX_SC479_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="t45_SPECSIG"/><signal id="OpTxFX_SC413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="t41_SPECSIG"/><signal id="OpTxFX_SC483_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="t25_SPECSIG"/><signal id="OpTxFX_SC419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="s41_SPECSIG"/><signal id="OpTxFX_SC478_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="t65_SPECSIG"/><signal id="OpTxFX_SC415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="s79_SPECSIG"/><signal id="OpTxFX_SC467_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="t15_SPECSIG"/><signal id="OpTxFX_SC436_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="t613_SPECSIG"/><signal id="OpTxFX_SC464_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="t55_SPECSIG"/><signal id="OpTxFX_SC418_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="t713_SPECSIG"/><signal id="OpTxFX_SC463_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="t35_SPECSIG"/><signal id="OpTxFX_SC430_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="s613_SPECSIG"/><signal id="OpTxFX_SC458_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="t75_SPECSIG"/><signal id="OpTxFX_SC422_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="s713_SPECSIG"/><signal id="OpTxFX_SC457_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="s05_SPECSIG"/><signal id="OpTxFX_SC475_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="t61_SPECSIG"/><signal id="OpTxFX_SC461_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="s45_SPECSIG"/><signal id="OpTxFX_SC462_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="ssdsel0_SPECSIG"/><signal id="PCout5_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/><signal id="OpTxFX_SC361_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3483UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel2_SPECSIG"/><signal id="modesel" negated="ON"/></pterm><unmapped_eqn sigUse="2"><equation id="OpTxFX_SC361UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC476UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC406UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC471UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC481UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="OpTxFX_SC361_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="OpTxFX_SC486UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC428UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC421UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC479UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC413UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC483UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC419UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC478UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC415UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC467UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC436UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC464UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC418UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC463UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC430UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC458UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC422UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG" negated="ON"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC457UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC475UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC461UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/></pterm><unmapped_eqn sigUse="9"><equation id="OpTxFX_SC462UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s311_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t53_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t73_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t33_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s43_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s63_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s03_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s23_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s53_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s13_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s33_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="OpTxBIN_STEP3488_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="OpTxBIN_STEP3487_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_15"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_16"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/></pterm><unmapped_eqn sigUse="23"><equation id="ssdin3ssdin&lt;3&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="s411_SPECSIG"/><signal id="OpTxFX_SC440_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="s211_SPECSIG"/><signal id="OpTxFX_SC453_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="s611_SPECSIG"/><signal id="OpTxFX_SC445_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="s111_SPECSIG"/><signal id="OpTxFX_SC474_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="s511_SPECSIG"/><signal id="OpTxFX_SC466_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="s711_SPECSIG"/><signal id="OpTxFX_SC467_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="t015_SPECSIG"/><signal id="OpTxFX_SC455_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="t415_SPECSIG"/><signal id="OpTxFX_SC428_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="t215_SPECSIG"/><signal id="OpTxFX_SC443_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="t615_SPECSIG"/><signal id="OpTxFX_SC464_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="t115_SPECSIG"/><signal id="OpTxFX_SC454_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="t515_SPECSIG"/><signal id="OpTxFX_SC406_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="t315_SPECSIG"/><signal id="OpTxFX_SC441_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="t715_SPECSIG"/><signal id="OpTxFX_SC463_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="s015_SPECSIG"/><signal id="OpTxFX_SC449_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="s415_SPECSIG"/><signal id="OpTxFX_SC479_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="s215_SPECSIG"/><signal id="OpTxFX_SC438_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="s615_SPECSIG"/><signal id="OpTxFX_SC458_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="s115_SPECSIG"/><signal id="OpTxFX_SC446_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="s515_SPECSIG"/><signal id="OpTxFX_SC471_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="s315_SPECSIG"/><signal id="OpTxFX_SC437_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="s715_SPECSIG"/><signal id="OpTxFX_SC457_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="t03_SPECSIG"/><signal id="OpTxFX_SC433_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="t43_SPECSIG"/><signal id="OpTxFX_SC483_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="t23_SPECSIG"/><signal id="OpTxFX_SC417_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="t63_SPECSIG"/><signal id="OpTxFX_SC461_SPECSIG"/></pterm><pterm id="INPUTPINS_1_27"><signal id="t13_SPECSIG"/><signal id="OpTxFX_SC431_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3488UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/><eq_pterm ptindx="INPUTPINS_1_27"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC440UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC453UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC445UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC474UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC466UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="s73_SPECSIG"/><signal id="OpTxFX_SC429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="PCout3_SPECSIG"/><signal id="OpTxFX_SC486_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="t07_SPECSIG"/><signal id="OpTxFX_SC421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="t47_SPECSIG"/><signal id="OpTxFX_SC413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="t27_SPECSIG"/><signal id="OpTxFX_SC419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="t67_SPECSIG"/><signal id="OpTxFX_SC415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="t17_SPECSIG"/><signal id="OpTxFX_SC436_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="t57_SPECSIG"/><signal id="OpTxFX_SC418_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="t37_SPECSIG"/><signal id="OpTxFX_SC430_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="t77_SPECSIG"/><signal id="OpTxFX_SC422_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="s07_SPECSIG"/><signal id="OpTxFX_SC475_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="s47_SPECSIG"/><signal id="OpTxFX_SC462_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="s27_SPECSIG"/><signal id="OpTxFX_SC472_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="s67_SPECSIG"/><signal id="OpTxFX_SC465_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="s17_SPECSIG"/><signal id="OpTxFX_SC450_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="s57_SPECSIG"/><signal id="OpTxFX_SC451_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="s37_SPECSIG"/><signal id="OpTxFX_SC405_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="s77_SPECSIG"/><signal id="OpTxFX_SC470_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="t011_SPECSIG"/><signal id="OpTxFX_SC412_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="t411_SPECSIG"/><signal id="OpTxFX_SC485_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="t211_SPECSIG"/><signal id="OpTxFX_SC408_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="t611_SPECSIG"/><signal id="OpTxFX_SC487_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="t111_SPECSIG"/><signal id="OpTxFX_SC411_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="t511_SPECSIG"/><signal id="OpTxFX_SC488_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="t311_SPECSIG"/><signal id="OpTxFX_SC409_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="t711_SPECSIG"/><signal id="OpTxFX_SC489_SPECSIG"/></pterm><pterm id="INPUTPINS_1_27"><signal id="s011_SPECSIG"/><signal id="OpTxFX_SC456_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3487UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/><eq_pterm ptindx="INPUTPINS_1_27"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC489UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC456UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s32_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s710_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t02_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t12_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t22_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t410_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t510_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t610_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t32_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t010_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t110_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_12"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t210_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t310_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="OpTxBIN_STEP3486_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="OpTxBIN_STEP3485_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="ssdin2ssdin&lt;2&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="s72_SPECSIG"/><signal id="OpTxFX_SC429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="t26_SPECSIG"/><signal id="OpTxFX_SC419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="t62_SPECSIG"/><signal id="OpTxFX_SC461_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="t66_SPECSIG"/><signal id="OpTxFX_SC415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="t72_SPECSIG"/><signal id="OpTxFX_SC452_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="t16_SPECSIG"/><signal id="OpTxFX_SC436_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="s014_SPECSIG"/><signal id="OpTxFX_SC449_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="t56_SPECSIG"/><signal id="OpTxFX_SC418_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="s214_SPECSIG"/><signal id="OpTxFX_SC438_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="t36_SPECSIG"/><signal id="OpTxFX_SC430_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="s114_SPECSIG"/><signal id="OpTxFX_SC446_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="t76_SPECSIG"/><signal id="OpTxFX_SC422_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="s314_SPECSIG"/><signal id="OpTxFX_SC437_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="s010_SPECSIG"/><signal id="OpTxFX_SC456_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="t014_SPECSIG"/><signal id="OpTxFX_SC455_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="s410_SPECSIG"/><signal id="OpTxFX_SC440_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="t214_SPECSIG"/><signal id="OpTxFX_SC443_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="s210_SPECSIG"/><signal id="OpTxFX_SC453_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="t114_SPECSIG"/><signal id="OpTxFX_SC454_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="s610_SPECSIG"/><signal id="OpTxFX_SC445_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="t314_SPECSIG"/><signal id="OpTxFX_SC441_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="s110_SPECSIG"/><signal id="OpTxFX_SC474_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="s02_SPECSIG"/><signal id="OpTxFX_SC426_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="s510_SPECSIG"/><signal id="OpTxFX_SC466_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="s22_SPECSIG"/><signal id="OpTxFX_SC484_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="s310_SPECSIG"/><signal id="OpTxFX_SC473_SPECSIG"/></pterm><pterm id="INPUTPINS_1_27"><signal id="s12_SPECSIG"/><signal id="OpTxFX_SC423_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3486UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/><eq_pterm ptindx="INPUTPINS_1_27"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC426UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC484UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC473UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><unmapped_eqn sigUse="10"><equation id="OpTxFX_SC423UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="t52_SPECSIG"/><signal id="OpTxFX_SC481_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="s514_SPECSIG"/><signal id="OpTxFX_SC471_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="t514_SPECSIG"/><signal id="OpTxFX_SC406_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="s52_SPECSIG"/><signal id="OpTxFX_SC476_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout2_SPECSIG"/><signal id="OpTxFX_SC486_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="s414_SPECSIG"/><signal id="OpTxFX_SC479_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="s06_SPECSIG"/><signal id="OpTxFX_SC475_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="t414_SPECSIG"/><signal id="OpTxFX_SC428_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="s46_SPECSIG"/><signal id="OpTxFX_SC462_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="s42_SPECSIG"/><signal id="OpTxFX_SC478_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="s26_SPECSIG"/><signal id="OpTxFX_SC472_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="t42_SPECSIG"/><signal id="OpTxFX_SC483_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="s66_SPECSIG"/><signal id="OpTxFX_SC465_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="t710_SPECSIG"/><signal id="OpTxFX_SC489_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="s16_SPECSIG"/><signal id="OpTxFX_SC450_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="s614_SPECSIG"/><signal id="OpTxFX_SC458_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="s56_SPECSIG"/><signal id="OpTxFX_SC451_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="s714_SPECSIG"/><signal id="OpTxFX_SC457_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="s36_SPECSIG"/><signal id="OpTxFX_SC405_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="t614_SPECSIG"/><signal id="OpTxFX_SC464_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="s76_SPECSIG"/><signal id="OpTxFX_SC470_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="t714_SPECSIG"/><signal id="OpTxFX_SC463_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="t06_SPECSIG"/><signal id="OpTxFX_SC421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="s62_SPECSIG"/><signal id="OpTxFX_SC439_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="t46_SPECSIG"/><signal id="OpTxFX_SC413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="ssdsel0_SPECSIG"/><signal id="PCout6_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/><signal id="OpTxFX_SC361_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3485UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="t30_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="t78_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG"/><signal id="regsel4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s00_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s10_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s20_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s48_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s58_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s68_SPECSIG"/><signal id="regsel2_SPECSIG"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="s30_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s08_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s18_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG" negated="ON"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s28_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG" negated="ON"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="s38_SPECSIG"/><signal id="regsel2_SPECSIG" negated="ON"/><signal id="regsel1_SPECSIG"/><signal id="regsel0_SPECSIG"/><signal id="modesel"/><signal id="regsel3_SPECSIG" negated="ON"/><signal id="regsel4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="OpTxBIN_STEP3482_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="OpTxBIN_STEP3481_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_17"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_18"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_19"><signal id="ssdsel0_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_20"><signal id="ssdsel2_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_21"><signal id="ssdsel1_SPECSIG" negated="ON"/><signal id="ssdsel3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_22"><signal id="ssdsel0_SPECSIG"/><signal id="ssdsel1_SPECSIG"/><signal id="ssdsel2_SPECSIG"/><signal id="ssdsel3_SPECSIG"/></pterm><unmapped_eqn sigUse="25"><equation id="ssdin0ssdin&lt;0&gt;_D2UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="t70_SPECSIG"/><signal id="OpTxFX_SC452_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="s24_SPECSIG"/><signal id="OpTxFX_SC472_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="s60_SPECSIG"/><signal id="OpTxFX_SC439_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="s64_SPECSIG"/><signal id="OpTxFX_SC465_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="s70_SPECSIG"/><signal id="OpTxFX_SC429_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="s14_SPECSIG"/><signal id="OpTxFX_SC450_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="t012_SPECSIG"/><signal id="OpTxFX_SC455_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="s54_SPECSIG"/><signal id="OpTxFX_SC451_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="t212_SPECSIG"/><signal id="OpTxFX_SC443_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="s34_SPECSIG"/><signal id="OpTxFX_SC405_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="t112_SPECSIG"/><signal id="OpTxFX_SC454_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="s74_SPECSIG"/><signal id="OpTxFX_SC470_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="t312_SPECSIG"/><signal id="OpTxFX_SC441_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="t08_SPECSIG"/><signal id="OpTxFX_SC412_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="s012_SPECSIG"/><signal id="OpTxFX_SC449_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="t48_SPECSIG"/><signal id="OpTxFX_SC485_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="s212_SPECSIG"/><signal id="OpTxFX_SC438_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="t28_SPECSIG"/><signal id="OpTxFX_SC408_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="s112_SPECSIG"/><signal id="OpTxFX_SC446_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="t68_SPECSIG"/><signal id="OpTxFX_SC487_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="s312_SPECSIG"/><signal id="OpTxFX_SC437_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="t18_SPECSIG"/><signal id="OpTxFX_SC411_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="t00_SPECSIG"/><signal id="OpTxFX_SC433_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="t58_SPECSIG"/><signal id="OpTxFX_SC488_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="t20_SPECSIG"/><signal id="OpTxFX_SC417_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="t38_SPECSIG"/><signal id="OpTxFX_SC409_SPECSIG"/></pterm><pterm id="INPUTPINS_1_27"><signal id="t10_SPECSIG"/><signal id="OpTxFX_SC431_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3482UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/><eq_pterm ptindx="INPUTPINS_1_27"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="s50_SPECSIG"/><signal id="OpTxFX_SC476_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="t512_SPECSIG"/><signal id="OpTxFX_SC406_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="s512_SPECSIG"/><signal id="OpTxFX_SC471_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="t50_SPECSIG"/><signal id="OpTxFX_SC481_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="PCout0_SPECSIG"/><signal id="OpTxFX_SC486_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="t412_SPECSIG"/><signal id="OpTxFX_SC428_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="t04_SPECSIG"/><signal id="OpTxFX_SC421_SPECSIG"/></pterm><pterm id="INPUTPINS_1_8"><signal id="s412_SPECSIG"/><signal id="OpTxFX_SC479_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="t44_SPECSIG"/><signal id="OpTxFX_SC413_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="t40_SPECSIG"/><signal id="OpTxFX_SC483_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="t24_SPECSIG"/><signal id="OpTxFX_SC419_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="s40_SPECSIG"/><signal id="OpTxFX_SC478_SPECSIG"/></pterm><pterm id="INPUTPINS_1_13"><signal id="t64_SPECSIG"/><signal id="OpTxFX_SC415_SPECSIG"/></pterm><pterm id="INPUTPINS_1_14"><signal id="s78_SPECSIG"/><signal id="OpTxFX_SC467_SPECSIG"/></pterm><pterm id="INPUTPINS_1_15"><signal id="t14_SPECSIG"/><signal id="OpTxFX_SC436_SPECSIG"/></pterm><pterm id="INPUTPINS_1_16"><signal id="t612_SPECSIG"/><signal id="OpTxFX_SC464_SPECSIG"/></pterm><pterm id="INPUTPINS_1_17"><signal id="t54_SPECSIG"/><signal id="OpTxFX_SC418_SPECSIG"/></pterm><pterm id="INPUTPINS_1_18"><signal id="t712_SPECSIG"/><signal id="OpTxFX_SC463_SPECSIG"/></pterm><pterm id="INPUTPINS_1_19"><signal id="t34_SPECSIG"/><signal id="OpTxFX_SC430_SPECSIG"/></pterm><pterm id="INPUTPINS_1_20"><signal id="s612_SPECSIG"/><signal id="OpTxFX_SC458_SPECSIG"/></pterm><pterm id="INPUTPINS_1_21"><signal id="t74_SPECSIG"/><signal id="OpTxFX_SC422_SPECSIG"/></pterm><pterm id="INPUTPINS_1_22"><signal id="s712_SPECSIG"/><signal id="OpTxFX_SC457_SPECSIG"/></pterm><pterm id="INPUTPINS_1_23"><signal id="s04_SPECSIG"/><signal id="OpTxFX_SC475_SPECSIG"/></pterm><pterm id="INPUTPINS_1_24"><signal id="t60_SPECSIG"/><signal id="OpTxFX_SC461_SPECSIG"/></pterm><pterm id="INPUTPINS_1_25"><signal id="s44_SPECSIG"/><signal id="OpTxFX_SC462_SPECSIG"/></pterm><pterm id="INPUTPINS_1_26"><signal id="ssdsel0_SPECSIG"/><signal id="PCout4_SPECSIG"/><signal id="OpTxFX_SC130_SPECSIG"/><signal id="OpTxFX_SC361_SPECSIG"/></pterm><unmapped_eqn sigUse="54"><equation id="OpTxBIN_STEP3481UIM_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/><eq_pterm ptindx="INPUTPINS_1_14"/><eq_pterm ptindx="INPUTPINS_1_15"/><eq_pterm ptindx="INPUTPINS_1_16"/><eq_pterm ptindx="INPUTPINS_1_17"/><eq_pterm ptindx="INPUTPINS_1_18"/><eq_pterm ptindx="INPUTPINS_1_19"/><eq_pterm ptindx="INPUTPINS_1_20"/><eq_pterm ptindx="INPUTPINS_1_21"/><eq_pterm ptindx="INPUTPINS_1_22"/><eq_pterm ptindx="INPUTPINS_1_23"/><eq_pterm ptindx="INPUTPINS_1_24"/><eq_pterm ptindx="INPUTPINS_1_25"/><eq_pterm ptindx="INPUTPINS_1_26"/></d2></equation></unmapped_eqn><unmapped_input id="reset"/><unmapped_input id="clkusr"/><unmapped_input id="clk"/><unmapped_input id="regsel3_SPECSIG"/><unmapped_input id="regsel4_SPECSIG"/><unmapped_input id="regsel2_SPECSIG"/><unmapped_input id="modesel"/><unmapped_input id="regsel1_SPECSIG"/><unmapped_input id="regsel0_SPECSIG"/></unmapped_logic><vcc/><gnd/><messages><error>Cpld:837 - Insufficient number of macrocells. The design needs at least   2721 but only 144 left after allocating other resources.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa95*xl-*-*" power="LOW" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="regsel3_SPECSIG" value="regsel&lt;3&gt;"/><specSig signal="regsel4_SPECSIG" value="regsel&lt;4&gt;"/><specSig signal="regsel2_SPECSIG" value="regsel&lt;2&gt;"/><specSig signal="regsel1_SPECSIG" value="regsel&lt;1&gt;"/><specSig signal="regsel0_SPECSIG" value="regsel&lt;0&gt;"/><specSig signal="ssdsel1_SPECSIG" value="ssdsel&lt;1&gt;"/><specSig signal="ssdsel0_SPECSIG" value="ssdsel&lt;0&gt;"/><specSig signal="ssdsel2_SPECSIG" value="ssdsel&lt;2&gt;"/><specSig signal="ssdsel3_SPECSIG" value="ssdsel&lt;3&gt;"/><specSig signal="PCout3_SPECSIG" value="PCout&lt;3&gt;"/><specSig signal="CPUstallCPUstall_D2_SPECSIG" value="CPU/stall/CPU/stall_D2"/><specSig signal="CPUI1_SPECSIG" value="CPU/I&lt;1&gt;"/><specSig signal="CPUIF_flushCPUIF_flush_D2_SPECSIG" value="CPU/IF_flush/CPU/IF_flush_D2"/><specSig signal="CPUJumpCPUJump_D2_SPECSIG" value="CPU/Jump/CPU/Jump_D2"/><specSig signal="PCout2_SPECSIG" value="PCout&lt;2&gt;"/><specSig signal="CPUPC4out1_SPECSIG" value="CPU/PC4out&lt;1&gt;"/><specSig signal="CPUPC4out0_SPECSIG" value="CPU/PC4out&lt;0&gt;"/><specSig signal="CPUPC4out2_SPECSIG" value="CPU/PC4out&lt;2&gt;"/><specSig signal="CPUPC4out3_SPECSIG" value="CPU/PC4out&lt;3&gt;"/><specSig signal="CPUPC4out4_SPECSIG" value="CPU/PC4out&lt;4&gt;"/><specSig signal="CPUPC4out5_SPECSIG" value="CPU/PC4out&lt;5&gt;"/><specSig signal="CPUPC4out6_SPECSIG" value="CPU/PC4out&lt;6&gt;"/><specSig signal="CPUI0_SPECSIG" value="CPU/I&lt;0&gt;"/><specSig signal="PCout4_SPECSIG" value="PCout&lt;4&gt;"/><specSig signal="CPUI2_SPECSIG" value="CPU/I&lt;2&gt;"/><specSig signal="PCout5_SPECSIG" value="PCout&lt;5&gt;"/><specSig signal="CPUI3_SPECSIG" value="CPU/I&lt;3&gt;"/><specSig signal="PCout6_SPECSIG" value="PCout&lt;6&gt;"/><specSig signal="CPUI4_SPECSIG" value="CPU/I&lt;4&gt;"/><specSig signal="CPUI21_SPECSIG" value="CPU/I&lt;21&gt;"/><specSig signal="CPUI22_SPECSIG" value="CPU/I&lt;22&gt;"/><specSig signal="CPUI23_SPECSIG" value="CPU/I&lt;23&gt;"/><specSig signal="CPUI24_SPECSIG" value="CPU/I&lt;24&gt;"/><specSig signal="CPUI25_SPECSIG" value="CPU/I&lt;25&gt;"/><specSig signal="PCout1_SPECSIG" value="PCout&lt;1&gt;"/><specSig signal="CPUI16_SPECSIG" value="CPU/I&lt;16&gt;"/><specSig signal="CPUI17_SPECSIG" value="CPU/I&lt;17&gt;"/><specSig signal="CPUI19_SPECSIG" value="CPU/I&lt;19&gt;"/><specSig signal="CPUI20_SPECSIG" value="CPU/I&lt;20&gt;"/><specSig signal="CPUI15_SPECSIG" value="CPU/I&lt;15&gt;"/><specSig signal="PCout0_SPECSIG" value="PCout&lt;0&gt;"/><specSig signal="CPUI31_SPECSIG" value="CPU/I&lt;31&gt;"/><specSig signal="CPUI26_SPECSIG" value="CPU/I&lt;26&gt;"/><specSig signal="CPUI27_SPECSIG" value="CPU/I&lt;27&gt;"/><specSig signal="CPUI29_SPECSIG" value="CPU/I&lt;29&gt;"/><specSig signal="CPUI28_SPECSIG" value="CPU/I&lt;28&gt;"/><specSig signal="divC0_SPECSIG" value="div/C&lt;0&gt;"/><specSig signal="divC10_SPECSIG" value="div/C&lt;10&gt;"/><specSig signal="divC11_SPECSIG" value="div/C&lt;11&gt;"/><specSig signal="divC12_SPECSIG" value="div/C&lt;12&gt;"/><specSig signal="divC13_SPECSIG" value="div/C&lt;13&gt;"/><specSig signal="divC14_SPECSIG" value="div/C&lt;14&gt;"/><specSig signal="divC15_SPECSIG" value="div/C&lt;15&gt;"/><specSig signal="divC1_SPECSIG" value="div/C&lt;1&gt;"/><specSig signal="divC2_SPECSIG" value="div/C&lt;2&gt;"/><specSig signal="divC3_SPECSIG" value="div/C&lt;3&gt;"/><specSig signal="divC4_SPECSIG" value="div/C&lt;4&gt;"/><specSig signal="divC5_SPECSIG" value="div/C&lt;5&gt;"/><specSig signal="divC6_SPECSIG" value="div/C&lt;6&gt;"/><specSig signal="divC7_SPECSIG" value="div/C&lt;7&gt;"/><specSig signal="divC8_SPECSIG" value="div/C&lt;8&gt;"/><specSig signal="divC9_SPECSIG" value="div/C&lt;9&gt;"/><specSig signal="divC16_SPECSIG" value="div/C&lt;16&gt;"/><specSig signal="CPUI5_SPECSIG" value="CPU/I&lt;5&gt;"/><specSig signal="CPUI11_SPECSIG" value="CPU/I&lt;11&gt;"/><specSig signal="CPUI12_SPECSIG" value="CPU/I&lt;12&gt;"/><specSig signal="CPUI13_SPECSIG" value="CPU/I&lt;13&gt;"/><specSig signal="CPUI6_SPECSIG" value="CPU/I&lt;6&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D"/><specSig signal="CPUALUctr2CPUALUctr&lt;2&gt;_D2_SPECSIG" value="CPU/ALUctr&lt;2&gt;/CPU/ALUctr&lt;2&gt;_D2"/><specSig signal="CPUALUctr1CPUALUctr&lt;1&gt;_D2_SPECSIG" value="CPU/ALUctr&lt;1&gt;/CPU/ALUctr&lt;1&gt;_D2"/><specSig signal="CPUALUctr0CPUALUctr&lt;0&gt;_D2_SPECSIG" value="CPU/ALUctr&lt;0&gt;/CPU/ALUctr&lt;0&gt;_D2"/><specSig signal="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2_SPECSIG" value="CPU/ALUsrca&lt;0&gt;/CPU/ALUsrca&lt;0&gt;_D2"/><specSig signal="OpTxFX_DC115_SPECSIG" value="$OpTx$FX_DC$115"/><specSig signal="CPUID_EX_r12_SPECSIG" value="CPU/ID_EX_r1&lt;2&gt;"/><specSig signal="OpTxINV45_SPECSIG" value="$OpTx$INV$45"/><specSig signal="CPUEX_MEM_ALUres2_SPECSIG" value="CPU/EX_MEM_ALUres&lt;2&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;1&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;1&gt;__xor0000_D"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2"/><specSig signal="CPUALUinb1CPUALUinb&lt;1&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;1&gt;/CPU/ALUinb&lt;1&gt;_D2"/><specSig signal="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;3&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;3&gt;__xor0000_D"/><specSig signal="OpTxFX_DC114_SPECSIG" value="$OpTx$FX_DC$114"/><specSig signal="CPUID_EX_r13_SPECSIG" value="CPU/ID_EX_r1&lt;3&gt;"/><specSig signal="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2"/><specSig signal="CPUEX_MEM_ALUres3_SPECSIG" value="CPU/EX_MEM_ALUres&lt;3&gt;"/><specSig signal="CPUID_EX_EXctr1_SPECSIG" value="CPU/ID_EX_EXctr&lt;1&gt;"/><specSig signal="CPUID_EX_extended2_SPECSIG" value="CPU/ID_EX_extended&lt;2&gt;"/><specSig signal="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2_SPECSIG" value="CPU/ALUsrcb&lt;0&gt;/CPU/ALUsrcb&lt;0&gt;_D2"/><specSig signal="CPUID_EX_r22_SPECSIG" value="CPU/ID_EX_r2&lt;2&gt;"/><specSig signal="OpTxINV46_SPECSIG" value="$OpTx$INV$46"/><specSig signal="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;4&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;4&gt;__xor0000_D"/><specSig signal="OpTxFX_DC113_SPECSIG" value="$OpTx$FX_DC$113"/><specSig signal="CPUID_EX_r14_SPECSIG" value="CPU/ID_EX_r1&lt;4&gt;"/><specSig signal="CPUEX_MEM_ALUres4_SPECSIG" value="CPU/EX_MEM_ALUres&lt;4&gt;"/><specSig signal="CPUALUinb3CPUALUinb&lt;3&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;3&gt;/CPU/ALUinb&lt;3&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;5&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;5&gt;__xor0000_D"/><specSig signal="OpTxFX_DC112_SPECSIG" value="$OpTx$FX_DC$112"/><specSig signal="CPUID_EX_r15_SPECSIG" value="CPU/ID_EX_r1&lt;5&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2"/><specSig signal="CPUEX_MEM_ALUres5_SPECSIG" value="CPU/EX_MEM_ALUres&lt;5&gt;"/><specSig signal="CPUID_EX_extended4_SPECSIG" value="CPU/ID_EX_extended&lt;4&gt;"/><specSig signal="CPUID_EX_r24_SPECSIG" value="CPU/ID_EX_r2&lt;4&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D"/><specSig signal="OpTxFX_DC111_SPECSIG" value="$OpTx$FX_DC$111"/><specSig signal="CPUID_EX_r16_SPECSIG" value="CPU/ID_EX_r1&lt;6&gt;"/><specSig signal="CPUEX_MEM_ALUres6_SPECSIG" value="CPU/EX_MEM_ALUres&lt;6&gt;"/><specSig signal="CPUALUinb5CPUALUinb&lt;5&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;5&gt;/CPU/ALUinb&lt;5&gt;_D2"/><specSig signal="OpTxFX_DC118_SPECSIG" value="$OpTx$FX_DC$118"/><specSig signal="CPUID_EX_r20_SPECSIG" value="CPU/ID_EX_r2&lt;0&gt;"/><specSig signal="CPUEX_MEM_ALUres0_SPECSIG" value="CPU/EX_MEM_ALUres&lt;0&gt;"/><specSig signal="CPUEX_MEM_r20_SPECSIG" value="CPU/EX_MEM_r2&lt;0&gt;"/><specSig signal="OpTxFX_DC108_SPECSIG" value="$OpTx$FX_DC$108"/><specSig signal="CPUID_EX_r210_SPECSIG" value="CPU/ID_EX_r2&lt;10&gt;"/><specSig signal="CPUEX_MEM_ALUres10_SPECSIG" value="CPU/EX_MEM_ALUres&lt;10&gt;"/><specSig signal="CPUEX_MEM_r210_SPECSIG" value="CPU/EX_MEM_r2&lt;10&gt;"/><specSig signal="OpTxFX_DC107_SPECSIG" value="$OpTx$FX_DC$107"/><specSig signal="CPUID_EX_r211_SPECSIG" value="CPU/ID_EX_r2&lt;11&gt;"/><specSig signal="CPUEX_MEM_ALUres11_SPECSIG" value="CPU/EX_MEM_ALUres&lt;11&gt;"/><specSig signal="CPUEX_MEM_r211_SPECSIG" value="CPU/EX_MEM_r2&lt;11&gt;"/><specSig signal="OpTxFX_DC105_SPECSIG" value="$OpTx$FX_DC$105"/><specSig signal="CPUID_EX_r212_SPECSIG" value="CPU/ID_EX_r2&lt;12&gt;"/><specSig signal="CPUEX_MEM_ALUres12_SPECSIG" value="CPU/EX_MEM_ALUres&lt;12&gt;"/><specSig signal="CPUEX_MEM_r212_SPECSIG" value="CPU/EX_MEM_r2&lt;12&gt;"/><specSig signal="OpTxFX_DC104_SPECSIG" value="$OpTx$FX_DC$104"/><specSig signal="CPUID_EX_r213_SPECSIG" value="CPU/ID_EX_r2&lt;13&gt;"/><specSig signal="CPUEX_MEM_ALUres13_SPECSIG" value="CPU/EX_MEM_ALUres&lt;13&gt;"/><specSig signal="CPUEX_MEM_r213_SPECSIG" value="CPU/EX_MEM_r2&lt;13&gt;"/><specSig signal="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2_SPECSIG" value="CPU/MEM_WB_res&lt;14&gt;/CPU/MEM_WB_res&lt;14&gt;_D2"/><specSig signal="CPUID_EX_r214_SPECSIG" value="CPU/ID_EX_r2&lt;14&gt;"/><specSig signal="CPUEX_MEM_ALUres14_SPECSIG" value="CPU/EX_MEM_ALUres&lt;14&gt;"/><specSig signal="CPUEX_MEM_r214_SPECSIG" value="CPU/EX_MEM_r2&lt;14&gt;"/><specSig signal="OpTxFX_DC103_SPECSIG" value="$OpTx$FX_DC$103"/><specSig signal="CPUID_EX_r215_SPECSIG" value="CPU/ID_EX_r2&lt;15&gt;"/><specSig signal="CPUEX_MEM_ALUres15_SPECSIG" value="CPU/EX_MEM_ALUres&lt;15&gt;"/><specSig signal="CPUEX_MEM_r215_SPECSIG" value="CPU/EX_MEM_r2&lt;15&gt;"/><specSig signal="OpTxFX_DC102_SPECSIG" value="$OpTx$FX_DC$102"/><specSig signal="CPUID_EX_r216_SPECSIG" value="CPU/ID_EX_r2&lt;16&gt;"/><specSig signal="CPUEX_MEM_ALUres16_SPECSIG" value="CPU/EX_MEM_ALUres&lt;16&gt;"/><specSig signal="CPUEX_MEM_r216_SPECSIG" value="CPU/EX_MEM_r2&lt;16&gt;"/><specSig signal="OpTxFX_DC101_SPECSIG" value="$OpTx$FX_DC$101"/><specSig signal="CPUID_EX_r217_SPECSIG" value="CPU/ID_EX_r2&lt;17&gt;"/><specSig signal="CPUEX_MEM_ALUres17_SPECSIG" value="CPU/EX_MEM_ALUres&lt;17&gt;"/><specSig signal="CPUEX_MEM_r217_SPECSIG" value="CPU/EX_MEM_r2&lt;17&gt;"/><specSig signal="OpTxFX_DC100_SPECSIG" value="$OpTx$FX_DC$100"/><specSig signal="CPUID_EX_r218_SPECSIG" value="CPU/ID_EX_r2&lt;18&gt;"/><specSig signal="CPUEX_MEM_ALUres18_SPECSIG" value="CPU/EX_MEM_ALUres&lt;18&gt;"/><specSig signal="CPUEX_MEM_r218_SPECSIG" value="CPU/EX_MEM_r2&lt;18&gt;"/><specSig signal="OpTxFX_DC99_SPECSIG" value="$OpTx$FX_DC$99"/><specSig signal="CPUID_EX_r219_SPECSIG" value="CPU/ID_EX_r2&lt;19&gt;"/><specSig signal="CPUEX_MEM_ALUres19_SPECSIG" value="CPU/EX_MEM_ALUres&lt;19&gt;"/><specSig signal="CPUEX_MEM_r219_SPECSIG" value="CPU/EX_MEM_r2&lt;19&gt;"/><specSig signal="OpTxFX_DC117_SPECSIG" value="$OpTx$FX_DC$117"/><specSig signal="CPUID_EX_r21_SPECSIG" value="CPU/ID_EX_r2&lt;1&gt;"/><specSig signal="CPUEX_MEM_ALUres1_SPECSIG" value="CPU/EX_MEM_ALUres&lt;1&gt;"/><specSig signal="CPUEX_MEM_r21_SPECSIG" value="CPU/EX_MEM_r2&lt;1&gt;"/><specSig signal="OpTxFX_DC98_SPECSIG" value="$OpTx$FX_DC$98"/><specSig signal="CPUID_EX_r220_SPECSIG" value="CPU/ID_EX_r2&lt;20&gt;"/><specSig signal="CPUEX_MEM_ALUres20_SPECSIG" value="CPU/EX_MEM_ALUres&lt;20&gt;"/><specSig signal="CPUEX_MEM_r220_SPECSIG" value="CPU/EX_MEM_r2&lt;20&gt;"/><specSig signal="OpTxFX_DC97_SPECSIG" value="$OpTx$FX_DC$97"/><specSig signal="CPUID_EX_r221_SPECSIG" value="CPU/ID_EX_r2&lt;21&gt;"/><specSig signal="CPUEX_MEM_ALUres21_SPECSIG" value="CPU/EX_MEM_ALUres&lt;21&gt;"/><specSig signal="CPUEX_MEM_r221_SPECSIG" value="CPU/EX_MEM_r2&lt;21&gt;"/><specSig signal="OpTxFX_DC123_SPECSIG" value="$OpTx$FX_DC$123"/><specSig signal="CPUID_EX_r222_SPECSIG" value="CPU/ID_EX_r2&lt;22&gt;"/><specSig signal="CPUEX_MEM_ALUres22_SPECSIG" value="CPU/EX_MEM_ALUres&lt;22&gt;"/><specSig signal="CPUEX_MEM_r222_SPECSIG" value="CPU/EX_MEM_r2&lt;22&gt;"/><specSig signal="OpTxFX_DC122_SPECSIG" value="$OpTx$FX_DC$122"/><specSig signal="CPUID_EX_r223_SPECSIG" value="CPU/ID_EX_r2&lt;23&gt;"/><specSig signal="CPUEX_MEM_ALUres23_SPECSIG" value="CPU/EX_MEM_ALUres&lt;23&gt;"/><specSig signal="CPUEX_MEM_r223_SPECSIG" value="CPU/EX_MEM_r2&lt;23&gt;"/><specSig signal="OpTxFX_DC121_SPECSIG" value="$OpTx$FX_DC$121"/><specSig signal="CPUID_EX_r224_SPECSIG" value="CPU/ID_EX_r2&lt;24&gt;"/><specSig signal="CPUEX_MEM_ALUres24_SPECSIG" value="CPU/EX_MEM_ALUres&lt;24&gt;"/><specSig signal="CPUEX_MEM_r224_SPECSIG" value="CPU/EX_MEM_r2&lt;24&gt;"/><specSig signal="OpTxFX_DC120_SPECSIG" value="$OpTx$FX_DC$120"/><specSig signal="CPUID_EX_r225_SPECSIG" value="CPU/ID_EX_r2&lt;25&gt;"/><specSig signal="CPUEX_MEM_ALUres25_SPECSIG" value="CPU/EX_MEM_ALUres&lt;25&gt;"/><specSig signal="CPUEX_MEM_r225_SPECSIG" value="CPU/EX_MEM_r2&lt;25&gt;"/><specSig signal="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2_SPECSIG" value="CPU/MEM_WB_res&lt;26&gt;/CPU/MEM_WB_res&lt;26&gt;_D2"/><specSig signal="CPUID_EX_r226_SPECSIG" value="CPU/ID_EX_r2&lt;26&gt;"/><specSig signal="CPUEX_MEM_ALUres26_SPECSIG" value="CPU/EX_MEM_ALUres&lt;26&gt;"/><specSig signal="CPUEX_MEM_r226_SPECSIG" value="CPU/EX_MEM_r2&lt;26&gt;"/><specSig signal="OpTxFX_DC124_SPECSIG" value="$OpTx$FX_DC$124"/><specSig signal="CPUID_EX_r227_SPECSIG" value="CPU/ID_EX_r2&lt;27&gt;"/><specSig signal="CPUEX_MEM_ALUres27_SPECSIG" value="CPU/EX_MEM_ALUres&lt;27&gt;"/><specSig signal="CPUEX_MEM_r227_SPECSIG" value="CPU/EX_MEM_r2&lt;27&gt;"/><specSig signal="OpTxFX_DC119_SPECSIG" value="$OpTx$FX_DC$119"/><specSig signal="CPUID_EX_r228_SPECSIG" value="CPU/ID_EX_r2&lt;28&gt;"/><specSig signal="CPUEX_MEM_ALUres28_SPECSIG" value="CPU/EX_MEM_ALUres&lt;28&gt;"/><specSig signal="CPUEX_MEM_r228_SPECSIG" value="CPU/EX_MEM_r2&lt;28&gt;"/><specSig signal="OpTxFX_DC116_SPECSIG" value="$OpTx$FX_DC$116"/><specSig signal="CPUID_EX_r229_SPECSIG" value="CPU/ID_EX_r2&lt;29&gt;"/><specSig signal="CPUEX_MEM_ALUres29_SPECSIG" value="CPU/EX_MEM_ALUres&lt;29&gt;"/><specSig signal="CPUEX_MEM_r229_SPECSIG" value="CPU/EX_MEM_r2&lt;29&gt;"/><specSig signal="CPUEX_MEM_r22_SPECSIG" value="CPU/EX_MEM_r2&lt;2&gt;"/><specSig signal="OpTxFX_DC106_SPECSIG" value="$OpTx$FX_DC$106"/><specSig signal="CPUID_EX_r230_SPECSIG" value="CPU/ID_EX_r2&lt;30&gt;"/><specSig signal="CPUEX_MEM_ALUres30_SPECSIG" value="CPU/EX_MEM_ALUres&lt;30&gt;"/><specSig signal="CPUEX_MEM_r230_SPECSIG" value="CPU/EX_MEM_r2&lt;30&gt;"/><specSig signal="OpTxFX_DC96_SPECSIG" value="$OpTx$FX_DC$96"/><specSig signal="CPUID_EX_r231_SPECSIG" value="CPU/ID_EX_r2&lt;31&gt;"/><specSig signal="CPUEX_MEM_ALUres31_SPECSIG" value="CPU/EX_MEM_ALUres&lt;31&gt;"/><specSig signal="CPUEX_MEM_r231_SPECSIG" value="CPU/EX_MEM_r2&lt;31&gt;"/><specSig signal="CPUID_EX_r23_SPECSIG" value="CPU/ID_EX_r2&lt;3&gt;"/><specSig signal="CPUEX_MEM_r23_SPECSIG" value="CPU/EX_MEM_r2&lt;3&gt;"/><specSig signal="CPUEX_MEM_r24_SPECSIG" value="CPU/EX_MEM_r2&lt;4&gt;"/><specSig signal="CPUID_EX_r25_SPECSIG" value="CPU/ID_EX_r2&lt;5&gt;"/><specSig signal="CPUEX_MEM_r25_SPECSIG" value="CPU/EX_MEM_r2&lt;5&gt;"/><specSig signal="CPUID_EX_r26_SPECSIG" value="CPU/ID_EX_r2&lt;6&gt;"/><specSig signal="CPUEX_MEM_r26_SPECSIG" value="CPU/EX_MEM_r2&lt;6&gt;"/><specSig signal="OpTxFX_DC110_SPECSIG" value="$OpTx$FX_DC$110"/><specSig signal="CPUID_EX_r27_SPECSIG" value="CPU/ID_EX_r2&lt;7&gt;"/><specSig signal="CPUEX_MEM_ALUres7_SPECSIG" value="CPU/EX_MEM_ALUres&lt;7&gt;"/><specSig signal="CPUEX_MEM_r27_SPECSIG" value="CPU/EX_MEM_r2&lt;7&gt;"/><specSig signal="OpTxFX_DC109_SPECSIG" value="$OpTx$FX_DC$109"/><specSig signal="CPUID_EX_r28_SPECSIG" value="CPU/ID_EX_r2&lt;8&gt;"/><specSig signal="CPUEX_MEM_ALUres8_SPECSIG" value="CPU/EX_MEM_ALUres&lt;8&gt;"/><specSig signal="CPUEX_MEM_r28_SPECSIG" value="CPU/EX_MEM_r2&lt;8&gt;"/><specSig signal="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2_SPECSIG" value="CPU/MEM_WB_res&lt;9&gt;/CPU/MEM_WB_res&lt;9&gt;_D2"/><specSig signal="CPUID_EX_r29_SPECSIG" value="CPU/ID_EX_r2&lt;9&gt;"/><specSig signal="CPUEX_MEM_ALUres9_SPECSIG" value="CPU/EX_MEM_ALUres&lt;9&gt;"/><specSig signal="CPUEX_MEM_r29_SPECSIG" value="CPU/EX_MEM_r2&lt;9&gt;"/><specSig signal="CPUEX_MEM_WBctr1_SPECSIG" value="CPU/EX_MEM_WBctr&lt;1&gt;"/><specSig signal="CPUMEM_WB_WBctr1_SPECSIG" value="CPU/MEM_WB_WBctr&lt;1&gt;"/><specSig signal="CPUEX_MEM_regres0_SPECSIG" value="CPU/EX_MEM_regres&lt;0&gt;"/><specSig signal="CPUMEM_WB_regres0_SPECSIG" value="CPU/MEM_WB_regres&lt;0&gt;"/><specSig signal="CPUEX_MEM_regres1_SPECSIG" value="CPU/EX_MEM_regres&lt;1&gt;"/><specSig signal="CPUMEM_WB_regres1_SPECSIG" value="CPU/MEM_WB_regres&lt;1&gt;"/><specSig signal="CPUEX_MEM_WBctr0_SPECSIG" value="CPU/EX_MEM_WBctr&lt;0&gt;"/><specSig signal="CPUMEM_WB_WBctr0_SPECSIG" value="CPU/MEM_WB_WBctr&lt;0&gt;"/><specSig signal="CPUID_EX_MEMctr0_SPECSIG" value="CPU/ID_EX_MEMctr&lt;0&gt;"/><specSig signal="CPUEX_MEM_MEMctr0_SPECSIG" value="CPU/EX_MEM_MEMctr&lt;0&gt;"/><specSig signal="CPUEX_MEM_regres2_SPECSIG" value="CPU/EX_MEM_regres&lt;2&gt;"/><specSig signal="CPUMEM_WB_regres2_SPECSIG" value="CPU/MEM_WB_regres&lt;2&gt;"/><specSig signal="CPUEX_MEM_regres3_SPECSIG" value="CPU/EX_MEM_regres&lt;3&gt;"/><specSig signal="CPUMEM_WB_regres3_SPECSIG" value="CPU/MEM_WB_regres&lt;3&gt;"/><specSig signal="CPUEX_MEM_regres4_SPECSIG" value="CPU/EX_MEM_regres&lt;4&gt;"/><specSig signal="CPUMEM_WB_regres4_SPECSIG" value="CPU/MEM_WB_regres&lt;4&gt;"/><specSig signal="CPUID_EX_EXctr0_SPECSIG" value="CPU/ID_EX_EXctr&lt;0&gt;"/><specSig signal="CPUID_EX_rt0_SPECSIG" value="CPU/ID_EX_rt&lt;0&gt;"/><specSig signal="CPUID_EX_rd0_SPECSIG" value="CPU/ID_EX_rd&lt;0&gt;"/><specSig signal="CPUID_EX_rt1_SPECSIG" value="CPU/ID_EX_rt&lt;1&gt;"/><specSig signal="CPUID_EX_rd1_SPECSIG" value="CPU/ID_EX_rd&lt;1&gt;"/><specSig signal="CPUID_EX_rd2_SPECSIG" value="CPU/ID_EX_rd&lt;2&gt;"/><specSig signal="CPUID_EX_rt3_SPECSIG" value="CPU/ID_EX_rt&lt;3&gt;"/><specSig signal="CPUID_EX_rt4_SPECSIG" value="CPU/ID_EX_rt&lt;4&gt;"/><specSig signal="CPUID_EX_rd4_SPECSIG" value="CPU/ID_EX_rd&lt;4&gt;"/><specSig signal="CPUID_EX_WBctr0_SPECSIG" value="CPU/ID_EX_WBctr&lt;0&gt;"/><specSig signal="CPUID_EX_MEMctr1_SPECSIG" value="CPU/ID_EX_MEMctr&lt;1&gt;"/><specSig signal="CPUEX_MEM_MEMctr1_SPECSIG" value="CPU/EX_MEM_MEMctr&lt;1&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D"/><specSig signal="CPUALUinb30CPUALUinb&lt;30&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;30&gt;/CPU/ALUinb&lt;30&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;30&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;30&gt;__xor0000_D"/><specSig signal="CPUID_EX_r131_SPECSIG" value="CPU/ID_EX_r1&lt;31&gt;"/><specSig signal="CPUID_EX_r10_SPECSIG" value="CPU/ID_EX_r1&lt;0&gt;"/><specSig signal="CPUALUinb29CPUALUinb&lt;29&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;29&gt;/CPU/ALUinb&lt;29&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;29&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;29&gt;__xor0000_D"/><specSig signal="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D"/><specSig signal="CPUID_EX_r110_SPECSIG" value="CPU/ID_EX_r1&lt;10&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;9&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;9&gt;__xor0000_D"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2"/><specSig signal="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D"/><specSig signal="CPUID_EX_r111_SPECSIG" value="CPU/ID_EX_r1&lt;11&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2"/><specSig signal="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D"/><specSig signal="CPUID_EX_r112_SPECSIG" value="CPU/ID_EX_r1&lt;12&gt;"/><specSig signal="CPUALUinb11CPUALUinb&lt;11&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;11&gt;/CPU/ALUinb&lt;11&gt;_D2"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D"/><specSig signal="CPUID_EX_r113_SPECSIG" value="CPU/ID_EX_r1&lt;13&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2"/><specSig signal="CPUID_EX_extended12_SPECSIG" value="CPU/ID_EX_extended&lt;12&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D"/><specSig signal="CPUID_EX_r114_SPECSIG" value="CPU/ID_EX_r1&lt;14&gt;"/><specSig signal="CPUALUinb13CPUALUinb&lt;13&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;13&gt;/CPU/ALUinb&lt;13&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;15&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;15&gt;__xor0000_D"/><specSig signal="CPUID_EX_r115_SPECSIG" value="CPU/ID_EX_r1&lt;15&gt;"/><specSig signal="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;16&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;16&gt;__xor0000_D"/><specSig signal="CPUID_EX_r116_SPECSIG" value="CPU/ID_EX_r1&lt;16&gt;"/><specSig signal="CPUALUinb15CPUALUinb&lt;15&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;15&gt;/CPU/ALUinb&lt;15&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;17&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;17&gt;__xor0000_D"/><specSig signal="CPUID_EX_r117_SPECSIG" value="CPU/ID_EX_r1&lt;17&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2"/><specSig signal="CPUID_EX_extended16_SPECSIG" value="CPU/ID_EX_extended&lt;16&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;18&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;18&gt;__xor0000_D"/><specSig signal="CPUID_EX_r118_SPECSIG" value="CPU/ID_EX_r1&lt;18&gt;"/><specSig signal="CPUALUinb17CPUALUinb&lt;17&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;17&gt;/CPU/ALUinb&lt;17&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;19&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;19&gt;__xor0000_D"/><specSig signal="CPUID_EX_r119_SPECSIG" value="CPU/ID_EX_r1&lt;19&gt;"/><specSig signal="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2"/><specSig signal="CPUID_EX_extended18_SPECSIG" value="CPU/ID_EX_extended&lt;18&gt;"/><specSig signal="CPUID_EX_r11_SPECSIG" value="CPU/ID_EX_r1&lt;1&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;20&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;20&gt;__xor0000_D"/><specSig signal="CPUID_EX_r120_SPECSIG" value="CPU/ID_EX_r1&lt;20&gt;"/><specSig signal="CPUALUinb19CPUALUinb&lt;19&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;19&gt;/CPU/ALUinb&lt;19&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;21&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;21&gt;__xor0000_D"/><specSig signal="CPUID_EX_r121_SPECSIG" value="CPU/ID_EX_r1&lt;21&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2"/><specSig signal="CPUID_EX_extended20_SPECSIG" value="CPU/ID_EX_extended&lt;20&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;22&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;22&gt;__xor0000_D"/><specSig signal="CPUID_EX_r122_SPECSIG" value="CPU/ID_EX_r1&lt;22&gt;"/><specSig signal="CPUALUinb21CPUALUinb&lt;21&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;21&gt;/CPU/ALUinb&lt;21&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;23&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;23&gt;__xor0000_D"/><specSig signal="CPUID_EX_r123_SPECSIG" value="CPU/ID_EX_r1&lt;23&gt;"/><specSig signal="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2"/><specSig signal="CPUID_EX_extended22_SPECSIG" value="CPU/ID_EX_extended&lt;22&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;24&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;24&gt;__xor0000_D"/><specSig signal="CPUID_EX_r124_SPECSIG" value="CPU/ID_EX_r1&lt;24&gt;"/><specSig signal="CPUALUinb23CPUALUinb&lt;23&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;23&gt;/CPU/ALUinb&lt;23&gt;_D2"/><specSig signal="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;25&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;25&gt;__xor0000_D"/><specSig signal="CPUID_EX_r125_SPECSIG" value="CPU/ID_EX_r1&lt;25&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2"/><specSig signal="CPUID_EX_extended24_SPECSIG" value="CPU/ID_EX_extended&lt;24&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D"/><specSig signal="CPUID_EX_r126_SPECSIG" value="CPU/ID_EX_r1&lt;26&gt;"/><specSig signal="CPUALUinb25CPUALUinb&lt;25&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;25&gt;/CPU/ALUinb&lt;25&gt;_D2"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D"/><specSig signal="CPUID_EX_r127_SPECSIG" value="CPU/ID_EX_r1&lt;27&gt;"/><specSig signal="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2"/><specSig signal="CPUID_EX_extended26_SPECSIG" value="CPU/ID_EX_extended&lt;26&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D"/><specSig signal="CPUID_EX_r128_SPECSIG" value="CPU/ID_EX_r1&lt;28&gt;"/><specSig signal="CPUALUinb27CPUALUinb&lt;27&gt;_D2_SPECSIG" value="CPU/ALUinb&lt;27&gt;/CPU/ALUinb&lt;27&gt;_D2"/><specSig signal="CPUID_EX_r129_SPECSIG" value="CPU/ID_EX_r1&lt;29&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2"/><specSig signal="CPUID_EX_r130_SPECSIG" value="CPU/ID_EX_r1&lt;30&gt;"/><specSig signal="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_D_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;7&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;7&gt;__xor0000_D"/><specSig signal="CPUID_EX_r17_SPECSIG" value="CPU/ID_EX_r1&lt;7&gt;"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2"/><specSig signal="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2_SPECSIG" value="CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D"/><specSig signal="CPUID_EX_r18_SPECSIG" value="CPU/ID_EX_r1&lt;8&gt;"/><specSig signal="CPUID_EX_r19_SPECSIG" value="CPU/ID_EX_r1&lt;9&gt;"/><specSig signal="CPUID_EX_extended0_SPECSIG" value="CPU/ID_EX_extended&lt;0&gt;"/><specSig signal="CPUID_EX_extended1_SPECSIG" value="CPU/ID_EX_extended&lt;1&gt;"/><specSig signal="CPUID_EX_EXctr2_SPECSIG" value="CPU/ID_EX_EXctr&lt;2&gt;"/><specSig signal="CPUID_EX_EXctr3_SPECSIG" value="CPU/ID_EX_EXctr&lt;3&gt;"/><specSig signal="CPUID_EX_extended3_SPECSIG" value="CPU/ID_EX_extended&lt;3&gt;"/><specSig signal="CPUID_EX_extended5_SPECSIG" value="CPU/ID_EX_extended&lt;5&gt;"/><specSig signal="OpTxFX_DC275_SPECSIG" value="$OpTx$FX_DC$275"/><specSig signal="s00_SPECSIG" value="s0&lt;0&gt;"/><specSig signal="OpTxFX_DC265_SPECSIG" value="$OpTx$FX_DC$265"/><specSig signal="s010_SPECSIG" value="s0&lt;10&gt;"/><specSig signal="OpTxFX_DC264_SPECSIG" value="$OpTx$FX_DC$264"/><specSig signal="s011_SPECSIG" value="s0&lt;11&gt;"/><specSig signal="OpTxFX_DC262_SPECSIG" value="$OpTx$FX_DC$262"/><specSig signal="s012_SPECSIG" value="s0&lt;12&gt;"/><specSig signal="OpTxFX_DC261_SPECSIG" value="$OpTx$FX_DC$261"/><specSig signal="s013_SPECSIG" value="s0&lt;13&gt;"/><specSig signal="s014_SPECSIG" value="s0&lt;14&gt;"/><specSig signal="OpTxFX_DC260_SPECSIG" value="$OpTx$FX_DC$260"/><specSig signal="s015_SPECSIG" value="s0&lt;15&gt;"/><specSig signal="OpTxFX_DC274_SPECSIG" value="$OpTx$FX_DC$274"/><specSig signal="s01_SPECSIG" value="s0&lt;1&gt;"/><specSig signal="OpTxFX_DC272_SPECSIG" value="$OpTx$FX_DC$272"/><specSig signal="s02_SPECSIG" value="s0&lt;2&gt;"/><specSig signal="OpTxFX_DC271_SPECSIG" value="$OpTx$FX_DC$271"/><specSig signal="s03_SPECSIG" value="s0&lt;3&gt;"/><specSig signal="OpTxFX_DC270_SPECSIG" value="$OpTx$FX_DC$270"/><specSig signal="s04_SPECSIG" value="s0&lt;4&gt;"/><specSig signal="OpTxFX_DC269_SPECSIG" value="$OpTx$FX_DC$269"/><specSig signal="s05_SPECSIG" value="s0&lt;5&gt;"/><specSig signal="OpTxFX_DC268_SPECSIG" value="$OpTx$FX_DC$268"/><specSig signal="s06_SPECSIG" value="s0&lt;6&gt;"/><specSig signal="OpTxFX_DC267_SPECSIG" value="$OpTx$FX_DC$267"/><specSig signal="s07_SPECSIG" value="s0&lt;7&gt;"/><specSig signal="OpTxFX_DC266_SPECSIG" value="$OpTx$FX_DC$266"/><specSig signal="s08_SPECSIG" value="s0&lt;8&gt;"/><specSig signal="s09_SPECSIG" value="s0&lt;9&gt;"/><specSig signal="s10_SPECSIG" value="s1&lt;0&gt;"/><specSig signal="s110_SPECSIG" value="s1&lt;10&gt;"/><specSig signal="s111_SPECSIG" value="s1&lt;11&gt;"/><specSig signal="s112_SPECSIG" value="s1&lt;12&gt;"/><specSig signal="s113_SPECSIG" value="s1&lt;13&gt;"/><specSig signal="s114_SPECSIG" value="s1&lt;14&gt;"/><specSig signal="s115_SPECSIG" value="s1&lt;15&gt;"/><specSig signal="s11_SPECSIG" value="s1&lt;1&gt;"/><specSig signal="s12_SPECSIG" value="s1&lt;2&gt;"/><specSig signal="s13_SPECSIG" value="s1&lt;3&gt;"/><specSig signal="s14_SPECSIG" value="s1&lt;4&gt;"/><specSig signal="s15_SPECSIG" value="s1&lt;5&gt;"/><specSig signal="s16_SPECSIG" value="s1&lt;6&gt;"/><specSig signal="s17_SPECSIG" value="s1&lt;7&gt;"/><specSig signal="s18_SPECSIG" value="s1&lt;8&gt;"/><specSig signal="s19_SPECSIG" value="s1&lt;9&gt;"/><specSig signal="s20_SPECSIG" value="s2&lt;0&gt;"/><specSig signal="s210_SPECSIG" value="s2&lt;10&gt;"/><specSig signal="s211_SPECSIG" value="s2&lt;11&gt;"/><specSig signal="s212_SPECSIG" value="s2&lt;12&gt;"/><specSig signal="s213_SPECSIG" value="s2&lt;13&gt;"/><specSig signal="s214_SPECSIG" value="s2&lt;14&gt;"/><specSig signal="s215_SPECSIG" value="s2&lt;15&gt;"/><specSig signal="s21_SPECSIG" value="s2&lt;1&gt;"/><specSig signal="s22_SPECSIG" value="s2&lt;2&gt;"/><specSig signal="s23_SPECSIG" value="s2&lt;3&gt;"/><specSig signal="s24_SPECSIG" value="s2&lt;4&gt;"/><specSig signal="s25_SPECSIG" value="s2&lt;5&gt;"/><specSig signal="s26_SPECSIG" value="s2&lt;6&gt;"/><specSig signal="s27_SPECSIG" value="s2&lt;7&gt;"/><specSig signal="s28_SPECSIG" value="s2&lt;8&gt;"/><specSig signal="s29_SPECSIG" value="s2&lt;9&gt;"/><specSig signal="s30_SPECSIG" value="s3&lt;0&gt;"/><specSig signal="s310_SPECSIG" value="s3&lt;10&gt;"/><specSig signal="s311_SPECSIG" value="s3&lt;11&gt;"/><specSig signal="s312_SPECSIG" value="s3&lt;12&gt;"/><specSig signal="s313_SPECSIG" value="s3&lt;13&gt;"/><specSig signal="s314_SPECSIG" value="s3&lt;14&gt;"/><specSig signal="s315_SPECSIG" value="s3&lt;15&gt;"/><specSig signal="s31_SPECSIG" value="s3&lt;1&gt;"/><specSig signal="s32_SPECSIG" value="s3&lt;2&gt;"/><specSig signal="s33_SPECSIG" value="s3&lt;3&gt;"/><specSig signal="s34_SPECSIG" value="s3&lt;4&gt;"/><specSig signal="s35_SPECSIG" value="s3&lt;5&gt;"/><specSig signal="s36_SPECSIG" value="s3&lt;6&gt;"/><specSig signal="s37_SPECSIG" value="s3&lt;7&gt;"/><specSig signal="s38_SPECSIG" value="s3&lt;8&gt;"/><specSig signal="s39_SPECSIG" value="s3&lt;9&gt;"/><specSig signal="t00_SPECSIG" value="t0&lt;0&gt;"/><specSig signal="t010_SPECSIG" value="t0&lt;10&gt;"/><specSig signal="t011_SPECSIG" value="t0&lt;11&gt;"/><specSig signal="t012_SPECSIG" value="t0&lt;12&gt;"/><specSig signal="t013_SPECSIG" value="t0&lt;13&gt;"/><specSig signal="t014_SPECSIG" value="t0&lt;14&gt;"/><specSig signal="t015_SPECSIG" value="t0&lt;15&gt;"/><specSig signal="t01_SPECSIG" value="t0&lt;1&gt;"/><specSig signal="t02_SPECSIG" value="t0&lt;2&gt;"/><specSig signal="t03_SPECSIG" value="t0&lt;3&gt;"/><specSig signal="t04_SPECSIG" value="t0&lt;4&gt;"/><specSig signal="t05_SPECSIG" value="t0&lt;5&gt;"/><specSig signal="t06_SPECSIG" value="t0&lt;6&gt;"/><specSig signal="t07_SPECSIG" value="t0&lt;7&gt;"/><specSig signal="t08_SPECSIG" value="t0&lt;8&gt;"/><specSig signal="t09_SPECSIG" value="t0&lt;9&gt;"/><specSig signal="t10_SPECSIG" value="t1&lt;0&gt;"/><specSig signal="t110_SPECSIG" value="t1&lt;10&gt;"/><specSig signal="t111_SPECSIG" value="t1&lt;11&gt;"/><specSig signal="t112_SPECSIG" value="t1&lt;12&gt;"/><specSig signal="t113_SPECSIG" value="t1&lt;13&gt;"/><specSig signal="t114_SPECSIG" value="t1&lt;14&gt;"/><specSig signal="t115_SPECSIG" value="t1&lt;15&gt;"/><specSig signal="t11_SPECSIG" value="t1&lt;1&gt;"/><specSig signal="t12_SPECSIG" value="t1&lt;2&gt;"/><specSig signal="t13_SPECSIG" value="t1&lt;3&gt;"/><specSig signal="t14_SPECSIG" value="t1&lt;4&gt;"/><specSig signal="t15_SPECSIG" value="t1&lt;5&gt;"/><specSig signal="t16_SPECSIG" value="t1&lt;6&gt;"/><specSig signal="t17_SPECSIG" value="t1&lt;7&gt;"/><specSig signal="t18_SPECSIG" value="t1&lt;8&gt;"/><specSig signal="t19_SPECSIG" value="t1&lt;9&gt;"/><specSig signal="t20_SPECSIG" value="t2&lt;0&gt;"/><specSig signal="t210_SPECSIG" value="t2&lt;10&gt;"/><specSig signal="t211_SPECSIG" value="t2&lt;11&gt;"/><specSig signal="t212_SPECSIG" value="t2&lt;12&gt;"/><specSig signal="t213_SPECSIG" value="t2&lt;13&gt;"/><specSig signal="t214_SPECSIG" value="t2&lt;14&gt;"/><specSig signal="t215_SPECSIG" value="t2&lt;15&gt;"/><specSig signal="t21_SPECSIG" value="t2&lt;1&gt;"/><specSig signal="t22_SPECSIG" value="t2&lt;2&gt;"/><specSig signal="t23_SPECSIG" value="t2&lt;3&gt;"/><specSig signal="t24_SPECSIG" value="t2&lt;4&gt;"/><specSig signal="t25_SPECSIG" value="t2&lt;5&gt;"/><specSig signal="t26_SPECSIG" value="t2&lt;6&gt;"/><specSig signal="t27_SPECSIG" value="t2&lt;7&gt;"/><specSig signal="t28_SPECSIG" value="t2&lt;8&gt;"/><specSig signal="t29_SPECSIG" value="t2&lt;9&gt;"/><specSig signal="t30_SPECSIG" value="t3&lt;0&gt;"/><specSig signal="t310_SPECSIG" value="t3&lt;10&gt;"/><specSig signal="t311_SPECSIG" value="t3&lt;11&gt;"/><specSig signal="t312_SPECSIG" value="t3&lt;12&gt;"/><specSig signal="t313_SPECSIG" value="t3&lt;13&gt;"/><specSig signal="t314_SPECSIG" value="t3&lt;14&gt;"/><specSig signal="t315_SPECSIG" value="t3&lt;15&gt;"/><specSig signal="t31_SPECSIG" value="t3&lt;1&gt;"/><specSig signal="t32_SPECSIG" value="t3&lt;2&gt;"/><specSig signal="t33_SPECSIG" value="t3&lt;3&gt;"/><specSig signal="t34_SPECSIG" value="t3&lt;4&gt;"/><specSig signal="t35_SPECSIG" value="t3&lt;5&gt;"/><specSig signal="t36_SPECSIG" value="t3&lt;6&gt;"/><specSig signal="t37_SPECSIG" value="t3&lt;7&gt;"/><specSig signal="t38_SPECSIG" value="t3&lt;8&gt;"/><specSig signal="t39_SPECSIG" value="t3&lt;9&gt;"/><specSig signal="OpTxBIN_OR3351_SPECSIG" value="$OpTx$BIN_OR$3351"/><specSig signal="CPUDMmemory_19_0_SPECSIG" value="CPU/DM/memory_19_0"/><specSig signal="CPUDMmemory_29_0_SPECSIG" value="CPU/DM/memory_29_0"/><specSig signal="CPUDMmemory_27_0_SPECSIG" value="CPU/DM/memory_27_0"/><specSig signal="CPUDMmemory_30_0_SPECSIG" value="CPU/DM/memory_30_0"/><specSig signal="CPUDMmemory_31_0_SPECSIG" value="CPU/DM/memory_31_0"/><specSig signal="CPUDMmemory_17_0_SPECSIG" value="CPU/DM/memory_17_0"/><specSig signal="CPUDMmemory_25_0_SPECSIG" value="CPU/DM/memory_25_0"/><specSig signal="CPUDMmemory_28_0_SPECSIG" value="CPU/DM/memory_28_0"/><specSig signal="CPUDMmemory_14_0_SPECSIG" value="CPU/DM/memory_14_0"/><specSig signal="CPUDMmemory_22_0_SPECSIG" value="CPU/DM/memory_22_0"/><specSig signal="CPUDMmemory_23_0_SPECSIG" value="CPU/DM/memory_23_0"/><specSig signal="CPUDMmemory_21_0_SPECSIG" value="CPU/DM/memory_21_0"/><specSig signal="CPUDMmemory_20_0_SPECSIG" value="CPU/DM/memory_20_0"/><specSig signal="CPUDMmemory_15_0_SPECSIG" value="CPU/DM/memory_15_0"/><specSig signal="CPUDMmemory_18_0_SPECSIG" value="CPU/DM/memory_18_0"/><specSig signal="CPUDMmemory_26_0_SPECSIG" value="CPU/DM/memory_26_0"/><specSig signal="CPUDMmemory_10_0_SPECSIG" value="CPU/DM/memory_10_0"/><specSig signal="CPUDMmemory_7_0_SPECSIG" value="CPU/DM/memory_7_0"/><specSig signal="CPUDMmemory_12_0_SPECSIG" value="CPU/DM/memory_12_0"/><specSig signal="CPUMEM_WB_MEMres0_SPECSIG" value="CPU/MEM_WB_MEMres&lt;0&gt;"/><specSig signal="OpTxBIN_OR3353_SPECSIG" value="$OpTx$BIN_OR$3353"/><specSig signal="CPUDMmemory_19_10_SPECSIG" value="CPU/DM/memory_19_10"/><specSig signal="CPUDMmemory_29_10_SPECSIG" value="CPU/DM/memory_29_10"/><specSig signal="CPUDMmemory_27_10_SPECSIG" value="CPU/DM/memory_27_10"/><specSig signal="CPUDMmemory_30_10_SPECSIG" value="CPU/DM/memory_30_10"/><specSig signal="CPUDMmemory_31_10_SPECSIG" value="CPU/DM/memory_31_10"/><specSig signal="CPUDMmemory_17_10_SPECSIG" value="CPU/DM/memory_17_10"/><specSig signal="CPUDMmemory_25_10_SPECSIG" value="CPU/DM/memory_25_10"/><specSig signal="CPUDMmemory_28_10_SPECSIG" value="CPU/DM/memory_28_10"/><specSig signal="CPUDMmemory_14_10_SPECSIG" value="CPU/DM/memory_14_10"/><specSig signal="CPUDMmemory_22_10_SPECSIG" value="CPU/DM/memory_22_10"/><specSig signal="CPUDMmemory_23_10_SPECSIG" value="CPU/DM/memory_23_10"/><specSig signal="CPUDMmemory_21_10_SPECSIG" value="CPU/DM/memory_21_10"/><specSig signal="CPUDMmemory_20_10_SPECSIG" value="CPU/DM/memory_20_10"/><specSig signal="CPUDMmemory_15_10_SPECSIG" value="CPU/DM/memory_15_10"/><specSig signal="CPUDMmemory_18_10_SPECSIG" value="CPU/DM/memory_18_10"/><specSig signal="CPUDMmemory_26_10_SPECSIG" value="CPU/DM/memory_26_10"/><specSig signal="CPUDMmemory_10_10_SPECSIG" value="CPU/DM/memory_10_10"/><specSig signal="CPUDMmemory_7_10_SPECSIG" value="CPU/DM/memory_7_10"/><specSig signal="CPUDMmemory_12_10_SPECSIG" value="CPU/DM/memory_12_10"/><specSig signal="CPUMEM_WB_MEMres10_SPECSIG" value="CPU/MEM_WB_MEMres&lt;10&gt;"/><specSig signal="OpTxBIN_OR3355_SPECSIG" value="$OpTx$BIN_OR$3355"/><specSig signal="CPUDMmemory_19_11_SPECSIG" value="CPU/DM/memory_19_11"/><specSig signal="CPUDMmemory_29_11_SPECSIG" value="CPU/DM/memory_29_11"/><specSig signal="CPUDMmemory_27_11_SPECSIG" value="CPU/DM/memory_27_11"/><specSig signal="CPUDMmemory_30_11_SPECSIG" value="CPU/DM/memory_30_11"/><specSig signal="CPUDMmemory_31_11_SPECSIG" value="CPU/DM/memory_31_11"/><specSig signal="CPUDMmemory_17_11_SPECSIG" value="CPU/DM/memory_17_11"/><specSig signal="CPUDMmemory_25_11_SPECSIG" value="CPU/DM/memory_25_11"/><specSig signal="CPUDMmemory_28_11_SPECSIG" value="CPU/DM/memory_28_11"/><specSig signal="CPUDMmemory_14_11_SPECSIG" value="CPU/DM/memory_14_11"/><specSig signal="CPUDMmemory_22_11_SPECSIG" value="CPU/DM/memory_22_11"/><specSig signal="CPUDMmemory_23_11_SPECSIG" value="CPU/DM/memory_23_11"/><specSig signal="CPUDMmemory_21_11_SPECSIG" value="CPU/DM/memory_21_11"/><specSig signal="CPUDMmemory_20_11_SPECSIG" value="CPU/DM/memory_20_11"/><specSig signal="CPUDMmemory_15_11_SPECSIG" value="CPU/DM/memory_15_11"/><specSig signal="CPUDMmemory_18_11_SPECSIG" value="CPU/DM/memory_18_11"/><specSig signal="CPUDMmemory_26_11_SPECSIG" value="CPU/DM/memory_26_11"/><specSig signal="CPUDMmemory_10_11_SPECSIG" value="CPU/DM/memory_10_11"/><specSig signal="CPUDMmemory_7_11_SPECSIG" value="CPU/DM/memory_7_11"/><specSig signal="CPUDMmemory_12_11_SPECSIG" value="CPU/DM/memory_12_11"/><specSig signal="CPUMEM_WB_MEMres11_SPECSIG" value="CPU/MEM_WB_MEMres&lt;11&gt;"/><specSig signal="OpTxBIN_OR3357_SPECSIG" value="$OpTx$BIN_OR$3357"/><specSig signal="CPUDMmemory_19_12_SPECSIG" value="CPU/DM/memory_19_12"/><specSig signal="CPUDMmemory_29_12_SPECSIG" value="CPU/DM/memory_29_12"/><specSig signal="CPUDMmemory_27_12_SPECSIG" value="CPU/DM/memory_27_12"/><specSig signal="CPUDMmemory_30_12_SPECSIG" value="CPU/DM/memory_30_12"/><specSig signal="CPUDMmemory_31_12_SPECSIG" value="CPU/DM/memory_31_12"/><specSig signal="CPUDMmemory_17_12_SPECSIG" value="CPU/DM/memory_17_12"/><specSig signal="CPUDMmemory_25_12_SPECSIG" value="CPU/DM/memory_25_12"/><specSig signal="CPUDMmemory_28_12_SPECSIG" value="CPU/DM/memory_28_12"/><specSig signal="CPUDMmemory_14_12_SPECSIG" value="CPU/DM/memory_14_12"/><specSig signal="CPUDMmemory_22_12_SPECSIG" value="CPU/DM/memory_22_12"/><specSig signal="CPUDMmemory_23_12_SPECSIG" value="CPU/DM/memory_23_12"/><specSig signal="CPUDMmemory_21_12_SPECSIG" value="CPU/DM/memory_21_12"/><specSig signal="CPUDMmemory_20_12_SPECSIG" value="CPU/DM/memory_20_12"/><specSig signal="CPUDMmemory_15_12_SPECSIG" value="CPU/DM/memory_15_12"/><specSig signal="CPUDMmemory_18_12_SPECSIG" value="CPU/DM/memory_18_12"/><specSig signal="CPUDMmemory_26_12_SPECSIG" value="CPU/DM/memory_26_12"/><specSig signal="CPUDMmemory_10_12_SPECSIG" value="CPU/DM/memory_10_12"/><specSig signal="CPUDMmemory_7_12_SPECSIG" value="CPU/DM/memory_7_12"/><specSig signal="CPUDMmemory_12_12_SPECSIG" value="CPU/DM/memory_12_12"/><specSig signal="CPUMEM_WB_MEMres12_SPECSIG" value="CPU/MEM_WB_MEMres&lt;12&gt;"/><specSig signal="OpTxBIN_OR3359_SPECSIG" value="$OpTx$BIN_OR$3359"/><specSig signal="CPUDMmemory_19_13_SPECSIG" value="CPU/DM/memory_19_13"/><specSig signal="CPUDMmemory_29_13_SPECSIG" value="CPU/DM/memory_29_13"/><specSig signal="CPUDMmemory_27_13_SPECSIG" value="CPU/DM/memory_27_13"/><specSig signal="CPUDMmemory_30_13_SPECSIG" value="CPU/DM/memory_30_13"/><specSig signal="CPUDMmemory_31_13_SPECSIG" value="CPU/DM/memory_31_13"/><specSig signal="CPUDMmemory_17_13_SPECSIG" value="CPU/DM/memory_17_13"/><specSig signal="CPUDMmemory_25_13_SPECSIG" value="CPU/DM/memory_25_13"/><specSig signal="CPUDMmemory_28_13_SPECSIG" value="CPU/DM/memory_28_13"/><specSig signal="CPUDMmemory_14_13_SPECSIG" value="CPU/DM/memory_14_13"/><specSig signal="CPUDMmemory_22_13_SPECSIG" value="CPU/DM/memory_22_13"/><specSig signal="CPUDMmemory_23_13_SPECSIG" value="CPU/DM/memory_23_13"/><specSig signal="CPUDMmemory_21_13_SPECSIG" value="CPU/DM/memory_21_13"/><specSig signal="CPUDMmemory_20_13_SPECSIG" value="CPU/DM/memory_20_13"/><specSig signal="CPUDMmemory_15_13_SPECSIG" value="CPU/DM/memory_15_13"/><specSig signal="CPUDMmemory_18_13_SPECSIG" value="CPU/DM/memory_18_13"/><specSig signal="CPUDMmemory_26_13_SPECSIG" value="CPU/DM/memory_26_13"/><specSig signal="CPUDMmemory_10_13_SPECSIG" value="CPU/DM/memory_10_13"/><specSig signal="CPUDMmemory_7_13_SPECSIG" value="CPU/DM/memory_7_13"/><specSig signal="CPUDMmemory_12_13_SPECSIG" value="CPU/DM/memory_12_13"/><specSig signal="CPUMEM_WB_MEMres13_SPECSIG" value="CPU/MEM_WB_MEMres&lt;13&gt;"/><specSig signal="OpTxBIN_OR3361_SPECSIG" value="$OpTx$BIN_OR$3361"/><specSig signal="CPUDMmemory_19_14_SPECSIG" value="CPU/DM/memory_19_14"/><specSig signal="CPUDMmemory_29_14_SPECSIG" value="CPU/DM/memory_29_14"/><specSig signal="CPUDMmemory_27_14_SPECSIG" value="CPU/DM/memory_27_14"/><specSig signal="CPUDMmemory_30_14_SPECSIG" value="CPU/DM/memory_30_14"/><specSig signal="CPUDMmemory_31_14_SPECSIG" value="CPU/DM/memory_31_14"/><specSig signal="CPUDMmemory_17_14_SPECSIG" value="CPU/DM/memory_17_14"/><specSig signal="CPUDMmemory_25_14_SPECSIG" value="CPU/DM/memory_25_14"/><specSig signal="CPUDMmemory_28_14_SPECSIG" value="CPU/DM/memory_28_14"/><specSig signal="CPUDMmemory_14_14_SPECSIG" value="CPU/DM/memory_14_14"/><specSig signal="CPUDMmemory_22_14_SPECSIG" value="CPU/DM/memory_22_14"/><specSig signal="CPUDMmemory_23_14_SPECSIG" value="CPU/DM/memory_23_14"/><specSig signal="CPUDMmemory_21_14_SPECSIG" value="CPU/DM/memory_21_14"/><specSig signal="CPUDMmemory_20_14_SPECSIG" value="CPU/DM/memory_20_14"/><specSig signal="CPUDMmemory_15_14_SPECSIG" value="CPU/DM/memory_15_14"/><specSig signal="CPUDMmemory_18_14_SPECSIG" value="CPU/DM/memory_18_14"/><specSig signal="CPUDMmemory_26_14_SPECSIG" value="CPU/DM/memory_26_14"/><specSig signal="CPUDMmemory_10_14_SPECSIG" value="CPU/DM/memory_10_14"/><specSig signal="CPUDMmemory_7_14_SPECSIG" value="CPU/DM/memory_7_14"/><specSig signal="CPUDMmemory_12_14_SPECSIG" value="CPU/DM/memory_12_14"/><specSig signal="CPUMEM_WB_MEMres14_SPECSIG" value="CPU/MEM_WB_MEMres&lt;14&gt;"/><specSig signal="OpTxBIN_OR3363_SPECSIG" value="$OpTx$BIN_OR$3363"/><specSig signal="CPUDMmemory_19_15_SPECSIG" value="CPU/DM/memory_19_15"/><specSig signal="CPUDMmemory_29_15_SPECSIG" value="CPU/DM/memory_29_15"/><specSig signal="CPUDMmemory_27_15_SPECSIG" value="CPU/DM/memory_27_15"/><specSig signal="CPUDMmemory_30_15_SPECSIG" value="CPU/DM/memory_30_15"/><specSig signal="CPUDMmemory_31_15_SPECSIG" value="CPU/DM/memory_31_15"/><specSig signal="CPUDMmemory_17_15_SPECSIG" value="CPU/DM/memory_17_15"/><specSig signal="CPUDMmemory_25_15_SPECSIG" value="CPU/DM/memory_25_15"/><specSig signal="CPUDMmemory_28_15_SPECSIG" value="CPU/DM/memory_28_15"/><specSig signal="CPUDMmemory_14_15_SPECSIG" value="CPU/DM/memory_14_15"/><specSig signal="CPUDMmemory_22_15_SPECSIG" value="CPU/DM/memory_22_15"/><specSig signal="CPUDMmemory_23_15_SPECSIG" value="CPU/DM/memory_23_15"/><specSig signal="CPUDMmemory_21_15_SPECSIG" value="CPU/DM/memory_21_15"/><specSig signal="CPUDMmemory_20_15_SPECSIG" value="CPU/DM/memory_20_15"/><specSig signal="CPUDMmemory_15_15_SPECSIG" value="CPU/DM/memory_15_15"/><specSig signal="CPUDMmemory_18_15_SPECSIG" value="CPU/DM/memory_18_15"/><specSig signal="CPUDMmemory_26_15_SPECSIG" value="CPU/DM/memory_26_15"/><specSig signal="CPUDMmemory_10_15_SPECSIG" value="CPU/DM/memory_10_15"/><specSig signal="CPUDMmemory_7_15_SPECSIG" value="CPU/DM/memory_7_15"/><specSig signal="CPUDMmemory_12_15_SPECSIG" value="CPU/DM/memory_12_15"/><specSig signal="CPUMEM_WB_MEMres15_SPECSIG" value="CPU/MEM_WB_MEMres&lt;15&gt;"/><specSig signal="OpTxBIN_OR3365_SPECSIG" value="$OpTx$BIN_OR$3365"/><specSig signal="CPUDMmemory_19_16_SPECSIG" value="CPU/DM/memory_19_16"/><specSig signal="CPUDMmemory_29_16_SPECSIG" value="CPU/DM/memory_29_16"/><specSig signal="CPUDMmemory_27_16_SPECSIG" value="CPU/DM/memory_27_16"/><specSig signal="CPUDMmemory_30_16_SPECSIG" value="CPU/DM/memory_30_16"/><specSig signal="CPUDMmemory_31_16_SPECSIG" value="CPU/DM/memory_31_16"/><specSig signal="CPUDMmemory_17_16_SPECSIG" value="CPU/DM/memory_17_16"/><specSig signal="CPUDMmemory_25_16_SPECSIG" value="CPU/DM/memory_25_16"/><specSig signal="CPUDMmemory_28_16_SPECSIG" value="CPU/DM/memory_28_16"/><specSig signal="CPUDMmemory_14_16_SPECSIG" value="CPU/DM/memory_14_16"/><specSig signal="CPUDMmemory_22_16_SPECSIG" value="CPU/DM/memory_22_16"/><specSig signal="CPUDMmemory_23_16_SPECSIG" value="CPU/DM/memory_23_16"/><specSig signal="CPUDMmemory_21_16_SPECSIG" value="CPU/DM/memory_21_16"/><specSig signal="CPUDMmemory_20_16_SPECSIG" value="CPU/DM/memory_20_16"/><specSig signal="CPUDMmemory_15_16_SPECSIG" value="CPU/DM/memory_15_16"/><specSig signal="CPUDMmemory_18_16_SPECSIG" value="CPU/DM/memory_18_16"/><specSig signal="CPUDMmemory_26_16_SPECSIG" value="CPU/DM/memory_26_16"/><specSig signal="CPUDMmemory_10_16_SPECSIG" value="CPU/DM/memory_10_16"/><specSig signal="CPUDMmemory_7_16_SPECSIG" value="CPU/DM/memory_7_16"/><specSig signal="CPUDMmemory_12_16_SPECSIG" value="CPU/DM/memory_12_16"/><specSig signal="CPUMEM_WB_MEMres16_SPECSIG" value="CPU/MEM_WB_MEMres&lt;16&gt;"/><specSig signal="OpTxBIN_OR3367_SPECSIG" value="$OpTx$BIN_OR$3367"/><specSig signal="CPUDMmemory_19_17_SPECSIG" value="CPU/DM/memory_19_17"/><specSig signal="CPUDMmemory_29_17_SPECSIG" value="CPU/DM/memory_29_17"/><specSig signal="CPUDMmemory_27_17_SPECSIG" value="CPU/DM/memory_27_17"/><specSig signal="CPUDMmemory_30_17_SPECSIG" value="CPU/DM/memory_30_17"/><specSig signal="CPUDMmemory_31_17_SPECSIG" value="CPU/DM/memory_31_17"/><specSig signal="CPUDMmemory_17_17_SPECSIG" value="CPU/DM/memory_17_17"/><specSig signal="CPUDMmemory_25_17_SPECSIG" value="CPU/DM/memory_25_17"/><specSig signal="CPUDMmemory_28_17_SPECSIG" value="CPU/DM/memory_28_17"/><specSig signal="CPUDMmemory_14_17_SPECSIG" value="CPU/DM/memory_14_17"/><specSig signal="CPUDMmemory_22_17_SPECSIG" value="CPU/DM/memory_22_17"/><specSig signal="CPUDMmemory_23_17_SPECSIG" value="CPU/DM/memory_23_17"/><specSig signal="CPUDMmemory_21_17_SPECSIG" value="CPU/DM/memory_21_17"/><specSig signal="CPUDMmemory_20_17_SPECSIG" value="CPU/DM/memory_20_17"/><specSig signal="CPUDMmemory_15_17_SPECSIG" value="CPU/DM/memory_15_17"/><specSig signal="CPUDMmemory_18_17_SPECSIG" value="CPU/DM/memory_18_17"/><specSig signal="CPUDMmemory_26_17_SPECSIG" value="CPU/DM/memory_26_17"/><specSig signal="CPUDMmemory_10_17_SPECSIG" value="CPU/DM/memory_10_17"/><specSig signal="CPUDMmemory_7_17_SPECSIG" value="CPU/DM/memory_7_17"/><specSig signal="CPUDMmemory_12_17_SPECSIG" value="CPU/DM/memory_12_17"/><specSig signal="CPUMEM_WB_MEMres17_SPECSIG" value="CPU/MEM_WB_MEMres&lt;17&gt;"/><specSig signal="OpTxBIN_OR3369_SPECSIG" value="$OpTx$BIN_OR$3369"/><specSig signal="CPUDMmemory_19_18_SPECSIG" value="CPU/DM/memory_19_18"/><specSig signal="CPUDMmemory_29_18_SPECSIG" value="CPU/DM/memory_29_18"/><specSig signal="CPUDMmemory_27_18_SPECSIG" value="CPU/DM/memory_27_18"/><specSig signal="CPUDMmemory_30_18_SPECSIG" value="CPU/DM/memory_30_18"/><specSig signal="CPUDMmemory_31_18_SPECSIG" value="CPU/DM/memory_31_18"/><specSig signal="CPUDMmemory_17_18_SPECSIG" value="CPU/DM/memory_17_18"/><specSig signal="CPUDMmemory_25_18_SPECSIG" value="CPU/DM/memory_25_18"/><specSig signal="CPUDMmemory_28_18_SPECSIG" value="CPU/DM/memory_28_18"/><specSig signal="CPUDMmemory_14_18_SPECSIG" value="CPU/DM/memory_14_18"/><specSig signal="CPUDMmemory_22_18_SPECSIG" value="CPU/DM/memory_22_18"/><specSig signal="CPUDMmemory_23_18_SPECSIG" value="CPU/DM/memory_23_18"/><specSig signal="CPUDMmemory_21_18_SPECSIG" value="CPU/DM/memory_21_18"/><specSig signal="CPUDMmemory_20_18_SPECSIG" value="CPU/DM/memory_20_18"/><specSig signal="CPUDMmemory_15_18_SPECSIG" value="CPU/DM/memory_15_18"/><specSig signal="CPUDMmemory_18_18_SPECSIG" value="CPU/DM/memory_18_18"/><specSig signal="CPUDMmemory_26_18_SPECSIG" value="CPU/DM/memory_26_18"/><specSig signal="CPUDMmemory_10_18_SPECSIG" value="CPU/DM/memory_10_18"/><specSig signal="CPUDMmemory_7_18_SPECSIG" value="CPU/DM/memory_7_18"/><specSig signal="CPUDMmemory_12_18_SPECSIG" value="CPU/DM/memory_12_18"/><specSig signal="CPUMEM_WB_MEMres18_SPECSIG" value="CPU/MEM_WB_MEMres&lt;18&gt;"/><specSig signal="OpTxBIN_OR3371_SPECSIG" value="$OpTx$BIN_OR$3371"/><specSig signal="CPUDMmemory_19_19_SPECSIG" value="CPU/DM/memory_19_19"/><specSig signal="CPUDMmemory_29_19_SPECSIG" value="CPU/DM/memory_29_19"/><specSig signal="CPUDMmemory_27_19_SPECSIG" value="CPU/DM/memory_27_19"/><specSig signal="CPUDMmemory_30_19_SPECSIG" value="CPU/DM/memory_30_19"/><specSig signal="CPUDMmemory_31_19_SPECSIG" value="CPU/DM/memory_31_19"/><specSig signal="CPUDMmemory_17_19_SPECSIG" value="CPU/DM/memory_17_19"/><specSig signal="CPUDMmemory_25_19_SPECSIG" value="CPU/DM/memory_25_19"/><specSig signal="CPUDMmemory_28_19_SPECSIG" value="CPU/DM/memory_28_19"/><specSig signal="CPUDMmemory_14_19_SPECSIG" value="CPU/DM/memory_14_19"/><specSig signal="CPUDMmemory_22_19_SPECSIG" value="CPU/DM/memory_22_19"/><specSig signal="CPUDMmemory_23_19_SPECSIG" value="CPU/DM/memory_23_19"/><specSig signal="CPUDMmemory_21_19_SPECSIG" value="CPU/DM/memory_21_19"/><specSig signal="CPUDMmemory_20_19_SPECSIG" value="CPU/DM/memory_20_19"/><specSig signal="CPUDMmemory_15_19_SPECSIG" value="CPU/DM/memory_15_19"/><specSig signal="CPUDMmemory_18_19_SPECSIG" value="CPU/DM/memory_18_19"/><specSig signal="CPUDMmemory_26_19_SPECSIG" value="CPU/DM/memory_26_19"/><specSig signal="CPUDMmemory_10_19_SPECSIG" value="CPU/DM/memory_10_19"/><specSig signal="CPUDMmemory_7_19_SPECSIG" value="CPU/DM/memory_7_19"/><specSig signal="CPUDMmemory_12_19_SPECSIG" value="CPU/DM/memory_12_19"/><specSig signal="CPUMEM_WB_MEMres19_SPECSIG" value="CPU/MEM_WB_MEMres&lt;19&gt;"/><specSig signal="OpTxBIN_OR3373_SPECSIG" value="$OpTx$BIN_OR$3373"/><specSig signal="CPUDMmemory_19_1_SPECSIG" value="CPU/DM/memory_19_1"/><specSig signal="CPUDMmemory_29_1_SPECSIG" value="CPU/DM/memory_29_1"/><specSig signal="CPUDMmemory_27_1_SPECSIG" value="CPU/DM/memory_27_1"/><specSig signal="CPUDMmemory_30_1_SPECSIG" value="CPU/DM/memory_30_1"/><specSig signal="CPUDMmemory_31_1_SPECSIG" value="CPU/DM/memory_31_1"/><specSig signal="CPUDMmemory_17_1_SPECSIG" value="CPU/DM/memory_17_1"/><specSig signal="CPUDMmemory_25_1_SPECSIG" value="CPU/DM/memory_25_1"/><specSig signal="CPUDMmemory_28_1_SPECSIG" value="CPU/DM/memory_28_1"/><specSig signal="CPUDMmemory_14_1_SPECSIG" value="CPU/DM/memory_14_1"/><specSig signal="CPUDMmemory_22_1_SPECSIG" value="CPU/DM/memory_22_1"/><specSig signal="CPUDMmemory_23_1_SPECSIG" value="CPU/DM/memory_23_1"/><specSig signal="CPUDMmemory_21_1_SPECSIG" value="CPU/DM/memory_21_1"/><specSig signal="CPUDMmemory_20_1_SPECSIG" value="CPU/DM/memory_20_1"/><specSig signal="CPUDMmemory_15_1_SPECSIG" value="CPU/DM/memory_15_1"/><specSig signal="CPUDMmemory_18_1_SPECSIG" value="CPU/DM/memory_18_1"/><specSig signal="CPUDMmemory_26_1_SPECSIG" value="CPU/DM/memory_26_1"/><specSig signal="CPUDMmemory_10_1_SPECSIG" value="CPU/DM/memory_10_1"/><specSig signal="CPUDMmemory_7_1_SPECSIG" value="CPU/DM/memory_7_1"/><specSig signal="CPUDMmemory_12_1_SPECSIG" value="CPU/DM/memory_12_1"/><specSig signal="CPUMEM_WB_MEMres1_SPECSIG" value="CPU/MEM_WB_MEMres&lt;1&gt;"/><specSig signal="OpTxBIN_OR3375_SPECSIG" value="$OpTx$BIN_OR$3375"/><specSig signal="CPUDMmemory_19_20_SPECSIG" value="CPU/DM/memory_19_20"/><specSig signal="CPUDMmemory_29_20_SPECSIG" value="CPU/DM/memory_29_20"/><specSig signal="CPUDMmemory_27_20_SPECSIG" value="CPU/DM/memory_27_20"/><specSig signal="CPUDMmemory_30_20_SPECSIG" value="CPU/DM/memory_30_20"/><specSig signal="CPUDMmemory_31_20_SPECSIG" value="CPU/DM/memory_31_20"/><specSig signal="CPUDMmemory_17_20_SPECSIG" value="CPU/DM/memory_17_20"/><specSig signal="CPUDMmemory_25_20_SPECSIG" value="CPU/DM/memory_25_20"/><specSig signal="CPUDMmemory_28_20_SPECSIG" value="CPU/DM/memory_28_20"/><specSig signal="CPUDMmemory_14_20_SPECSIG" value="CPU/DM/memory_14_20"/><specSig signal="CPUDMmemory_22_20_SPECSIG" value="CPU/DM/memory_22_20"/><specSig signal="CPUDMmemory_23_20_SPECSIG" value="CPU/DM/memory_23_20"/><specSig signal="CPUDMmemory_21_20_SPECSIG" value="CPU/DM/memory_21_20"/><specSig signal="CPUDMmemory_20_20_SPECSIG" value="CPU/DM/memory_20_20"/><specSig signal="CPUDMmemory_15_20_SPECSIG" value="CPU/DM/memory_15_20"/><specSig signal="CPUDMmemory_18_20_SPECSIG" value="CPU/DM/memory_18_20"/><specSig signal="CPUDMmemory_26_20_SPECSIG" value="CPU/DM/memory_26_20"/><specSig signal="CPUDMmemory_10_20_SPECSIG" value="CPU/DM/memory_10_20"/><specSig signal="CPUDMmemory_7_20_SPECSIG" value="CPU/DM/memory_7_20"/><specSig signal="CPUDMmemory_12_20_SPECSIG" value="CPU/DM/memory_12_20"/><specSig signal="CPUMEM_WB_MEMres20_SPECSIG" value="CPU/MEM_WB_MEMres&lt;20&gt;"/><specSig signal="OpTxBIN_OR3377_SPECSIG" value="$OpTx$BIN_OR$3377"/><specSig signal="CPUDMmemory_19_21_SPECSIG" value="CPU/DM/memory_19_21"/><specSig signal="CPUDMmemory_29_21_SPECSIG" value="CPU/DM/memory_29_21"/><specSig signal="CPUDMmemory_27_21_SPECSIG" value="CPU/DM/memory_27_21"/><specSig signal="CPUDMmemory_30_21_SPECSIG" value="CPU/DM/memory_30_21"/><specSig signal="CPUDMmemory_31_21_SPECSIG" value="CPU/DM/memory_31_21"/><specSig signal="CPUDMmemory_17_21_SPECSIG" value="CPU/DM/memory_17_21"/><specSig signal="CPUDMmemory_25_21_SPECSIG" value="CPU/DM/memory_25_21"/><specSig signal="CPUDMmemory_28_21_SPECSIG" value="CPU/DM/memory_28_21"/><specSig signal="CPUDMmemory_14_21_SPECSIG" value="CPU/DM/memory_14_21"/><specSig signal="CPUDMmemory_22_21_SPECSIG" value="CPU/DM/memory_22_21"/><specSig signal="CPUDMmemory_23_21_SPECSIG" value="CPU/DM/memory_23_21"/><specSig signal="CPUDMmemory_21_21_SPECSIG" value="CPU/DM/memory_21_21"/><specSig signal="CPUDMmemory_20_21_SPECSIG" value="CPU/DM/memory_20_21"/><specSig signal="CPUDMmemory_15_21_SPECSIG" value="CPU/DM/memory_15_21"/><specSig signal="CPUDMmemory_18_21_SPECSIG" value="CPU/DM/memory_18_21"/><specSig signal="CPUDMmemory_26_21_SPECSIG" value="CPU/DM/memory_26_21"/><specSig signal="CPUDMmemory_10_21_SPECSIG" value="CPU/DM/memory_10_21"/><specSig signal="CPUDMmemory_7_21_SPECSIG" value="CPU/DM/memory_7_21"/><specSig signal="CPUDMmemory_12_21_SPECSIG" value="CPU/DM/memory_12_21"/><specSig signal="CPUMEM_WB_MEMres21_SPECSIG" value="CPU/MEM_WB_MEMres&lt;21&gt;"/><specSig signal="OpTxBIN_OR3379_SPECSIG" value="$OpTx$BIN_OR$3379"/><specSig signal="CPUDMmemory_19_22_SPECSIG" value="CPU/DM/memory_19_22"/><specSig signal="CPUDMmemory_29_22_SPECSIG" value="CPU/DM/memory_29_22"/><specSig signal="CPUDMmemory_27_22_SPECSIG" value="CPU/DM/memory_27_22"/><specSig signal="CPUDMmemory_30_22_SPECSIG" value="CPU/DM/memory_30_22"/><specSig signal="CPUDMmemory_31_22_SPECSIG" value="CPU/DM/memory_31_22"/><specSig signal="CPUDMmemory_17_22_SPECSIG" value="CPU/DM/memory_17_22"/><specSig signal="CPUDMmemory_25_22_SPECSIG" value="CPU/DM/memory_25_22"/><specSig signal="CPUDMmemory_28_22_SPECSIG" value="CPU/DM/memory_28_22"/><specSig signal="CPUDMmemory_14_22_SPECSIG" value="CPU/DM/memory_14_22"/><specSig signal="CPUDMmemory_22_22_SPECSIG" value="CPU/DM/memory_22_22"/><specSig signal="CPUDMmemory_23_22_SPECSIG" value="CPU/DM/memory_23_22"/><specSig signal="CPUDMmemory_21_22_SPECSIG" value="CPU/DM/memory_21_22"/><specSig signal="CPUDMmemory_20_22_SPECSIG" value="CPU/DM/memory_20_22"/><specSig signal="CPUDMmemory_15_22_SPECSIG" value="CPU/DM/memory_15_22"/><specSig signal="CPUDMmemory_18_22_SPECSIG" value="CPU/DM/memory_18_22"/><specSig signal="CPUDMmemory_26_22_SPECSIG" value="CPU/DM/memory_26_22"/><specSig signal="CPUDMmemory_10_22_SPECSIG" value="CPU/DM/memory_10_22"/><specSig signal="CPUDMmemory_7_22_SPECSIG" value="CPU/DM/memory_7_22"/><specSig signal="CPUDMmemory_12_22_SPECSIG" value="CPU/DM/memory_12_22"/><specSig signal="CPUMEM_WB_MEMres22_SPECSIG" value="CPU/MEM_WB_MEMres&lt;22&gt;"/><specSig signal="OpTxBIN_OR3381_SPECSIG" value="$OpTx$BIN_OR$3381"/><specSig signal="CPUDMmemory_19_23_SPECSIG" value="CPU/DM/memory_19_23"/><specSig signal="CPUDMmemory_29_23_SPECSIG" value="CPU/DM/memory_29_23"/><specSig signal="CPUDMmemory_27_23_SPECSIG" value="CPU/DM/memory_27_23"/><specSig signal="CPUDMmemory_30_23_SPECSIG" value="CPU/DM/memory_30_23"/><specSig signal="CPUDMmemory_31_23_SPECSIG" value="CPU/DM/memory_31_23"/><specSig signal="CPUDMmemory_17_23_SPECSIG" value="CPU/DM/memory_17_23"/><specSig signal="CPUDMmemory_25_23_SPECSIG" value="CPU/DM/memory_25_23"/><specSig signal="CPUDMmemory_28_23_SPECSIG" value="CPU/DM/memory_28_23"/><specSig signal="CPUDMmemory_14_23_SPECSIG" value="CPU/DM/memory_14_23"/><specSig signal="CPUDMmemory_22_23_SPECSIG" value="CPU/DM/memory_22_23"/><specSig signal="CPUDMmemory_23_23_SPECSIG" value="CPU/DM/memory_23_23"/><specSig signal="CPUDMmemory_21_23_SPECSIG" value="CPU/DM/memory_21_23"/><specSig signal="CPUDMmemory_20_23_SPECSIG" value="CPU/DM/memory_20_23"/><specSig signal="CPUDMmemory_15_23_SPECSIG" value="CPU/DM/memory_15_23"/><specSig signal="CPUDMmemory_18_23_SPECSIG" value="CPU/DM/memory_18_23"/><specSig signal="CPUDMmemory_26_23_SPECSIG" value="CPU/DM/memory_26_23"/><specSig signal="CPUDMmemory_10_23_SPECSIG" value="CPU/DM/memory_10_23"/><specSig signal="CPUDMmemory_7_23_SPECSIG" value="CPU/DM/memory_7_23"/><specSig signal="CPUDMmemory_12_23_SPECSIG" value="CPU/DM/memory_12_23"/><specSig signal="CPUMEM_WB_MEMres23_SPECSIG" value="CPU/MEM_WB_MEMres&lt;23&gt;"/><specSig signal="OpTxBIN_OR3383_SPECSIG" value="$OpTx$BIN_OR$3383"/><specSig signal="CPUDMmemory_19_24_SPECSIG" value="CPU/DM/memory_19_24"/><specSig signal="CPUDMmemory_29_24_SPECSIG" value="CPU/DM/memory_29_24"/><specSig signal="CPUDMmemory_27_24_SPECSIG" value="CPU/DM/memory_27_24"/><specSig signal="CPUDMmemory_30_24_SPECSIG" value="CPU/DM/memory_30_24"/><specSig signal="CPUDMmemory_31_24_SPECSIG" value="CPU/DM/memory_31_24"/><specSig signal="CPUDMmemory_17_24_SPECSIG" value="CPU/DM/memory_17_24"/><specSig signal="CPUDMmemory_25_24_SPECSIG" value="CPU/DM/memory_25_24"/><specSig signal="CPUDMmemory_28_24_SPECSIG" value="CPU/DM/memory_28_24"/><specSig signal="CPUDMmemory_14_24_SPECSIG" value="CPU/DM/memory_14_24"/><specSig signal="CPUDMmemory_22_24_SPECSIG" value="CPU/DM/memory_22_24"/><specSig signal="CPUDMmemory_23_24_SPECSIG" value="CPU/DM/memory_23_24"/><specSig signal="CPUDMmemory_21_24_SPECSIG" value="CPU/DM/memory_21_24"/><specSig signal="CPUDMmemory_20_24_SPECSIG" value="CPU/DM/memory_20_24"/><specSig signal="CPUDMmemory_15_24_SPECSIG" value="CPU/DM/memory_15_24"/><specSig signal="CPUDMmemory_18_24_SPECSIG" value="CPU/DM/memory_18_24"/><specSig signal="CPUDMmemory_26_24_SPECSIG" value="CPU/DM/memory_26_24"/><specSig signal="CPUDMmemory_10_24_SPECSIG" value="CPU/DM/memory_10_24"/><specSig signal="CPUDMmemory_7_24_SPECSIG" value="CPU/DM/memory_7_24"/><specSig signal="CPUDMmemory_12_24_SPECSIG" value="CPU/DM/memory_12_24"/><specSig signal="CPUMEM_WB_MEMres24_SPECSIG" value="CPU/MEM_WB_MEMres&lt;24&gt;"/><specSig signal="OpTxBIN_OR3385_SPECSIG" value="$OpTx$BIN_OR$3385"/><specSig signal="CPUDMmemory_19_25_SPECSIG" value="CPU/DM/memory_19_25"/><specSig signal="CPUDMmemory_29_25_SPECSIG" value="CPU/DM/memory_29_25"/><specSig signal="CPUDMmemory_27_25_SPECSIG" value="CPU/DM/memory_27_25"/><specSig signal="CPUDMmemory_30_25_SPECSIG" value="CPU/DM/memory_30_25"/><specSig signal="CPUDMmemory_31_25_SPECSIG" value="CPU/DM/memory_31_25"/><specSig signal="CPUDMmemory_17_25_SPECSIG" value="CPU/DM/memory_17_25"/><specSig signal="CPUDMmemory_25_25_SPECSIG" value="CPU/DM/memory_25_25"/><specSig signal="CPUDMmemory_28_25_SPECSIG" value="CPU/DM/memory_28_25"/><specSig signal="CPUDMmemory_14_25_SPECSIG" value="CPU/DM/memory_14_25"/><specSig signal="CPUDMmemory_22_25_SPECSIG" value="CPU/DM/memory_22_25"/><specSig signal="CPUDMmemory_23_25_SPECSIG" value="CPU/DM/memory_23_25"/><specSig signal="CPUDMmemory_21_25_SPECSIG" value="CPU/DM/memory_21_25"/><specSig signal="CPUDMmemory_20_25_SPECSIG" value="CPU/DM/memory_20_25"/><specSig signal="CPUDMmemory_15_25_SPECSIG" value="CPU/DM/memory_15_25"/><specSig signal="CPUDMmemory_18_25_SPECSIG" value="CPU/DM/memory_18_25"/><specSig signal="CPUDMmemory_26_25_SPECSIG" value="CPU/DM/memory_26_25"/><specSig signal="CPUDMmemory_10_25_SPECSIG" value="CPU/DM/memory_10_25"/><specSig signal="CPUDMmemory_7_25_SPECSIG" value="CPU/DM/memory_7_25"/><specSig signal="CPUDMmemory_12_25_SPECSIG" value="CPU/DM/memory_12_25"/><specSig signal="CPUMEM_WB_MEMres25_SPECSIG" value="CPU/MEM_WB_MEMres&lt;25&gt;"/><specSig signal="OpTxBIN_OR3387_SPECSIG" value="$OpTx$BIN_OR$3387"/><specSig signal="CPUDMmemory_19_26_SPECSIG" value="CPU/DM/memory_19_26"/><specSig signal="CPUDMmemory_29_26_SPECSIG" value="CPU/DM/memory_29_26"/><specSig signal="CPUDMmemory_27_26_SPECSIG" value="CPU/DM/memory_27_26"/><specSig signal="CPUDMmemory_30_26_SPECSIG" value="CPU/DM/memory_30_26"/><specSig signal="CPUDMmemory_31_26_SPECSIG" value="CPU/DM/memory_31_26"/><specSig signal="CPUDMmemory_17_26_SPECSIG" value="CPU/DM/memory_17_26"/><specSig signal="CPUDMmemory_25_26_SPECSIG" value="CPU/DM/memory_25_26"/><specSig signal="CPUDMmemory_28_26_SPECSIG" value="CPU/DM/memory_28_26"/><specSig signal="CPUDMmemory_14_26_SPECSIG" value="CPU/DM/memory_14_26"/><specSig signal="CPUDMmemory_22_26_SPECSIG" value="CPU/DM/memory_22_26"/><specSig signal="CPUDMmemory_23_26_SPECSIG" value="CPU/DM/memory_23_26"/><specSig signal="CPUDMmemory_21_26_SPECSIG" value="CPU/DM/memory_21_26"/><specSig signal="CPUDMmemory_20_26_SPECSIG" value="CPU/DM/memory_20_26"/><specSig signal="CPUDMmemory_15_26_SPECSIG" value="CPU/DM/memory_15_26"/><specSig signal="CPUDMmemory_18_26_SPECSIG" value="CPU/DM/memory_18_26"/><specSig signal="CPUDMmemory_26_26_SPECSIG" value="CPU/DM/memory_26_26"/><specSig signal="CPUDMmemory_10_26_SPECSIG" value="CPU/DM/memory_10_26"/><specSig signal="CPUDMmemory_7_26_SPECSIG" value="CPU/DM/memory_7_26"/><specSig signal="CPUDMmemory_12_26_SPECSIG" value="CPU/DM/memory_12_26"/><specSig signal="CPUMEM_WB_MEMres26_SPECSIG" value="CPU/MEM_WB_MEMres&lt;26&gt;"/><specSig signal="OpTxBIN_OR3389_SPECSIG" value="$OpTx$BIN_OR$3389"/><specSig signal="CPUDMmemory_19_27_SPECSIG" value="CPU/DM/memory_19_27"/><specSig signal="CPUDMmemory_29_27_SPECSIG" value="CPU/DM/memory_29_27"/><specSig signal="CPUDMmemory_27_27_SPECSIG" value="CPU/DM/memory_27_27"/><specSig signal="CPUDMmemory_30_27_SPECSIG" value="CPU/DM/memory_30_27"/><specSig signal="CPUDMmemory_31_27_SPECSIG" value="CPU/DM/memory_31_27"/><specSig signal="CPUDMmemory_17_27_SPECSIG" value="CPU/DM/memory_17_27"/><specSig signal="CPUDMmemory_25_27_SPECSIG" value="CPU/DM/memory_25_27"/><specSig signal="CPUDMmemory_28_27_SPECSIG" value="CPU/DM/memory_28_27"/><specSig signal="CPUDMmemory_14_27_SPECSIG" value="CPU/DM/memory_14_27"/><specSig signal="CPUDMmemory_22_27_SPECSIG" value="CPU/DM/memory_22_27"/><specSig signal="CPUDMmemory_23_27_SPECSIG" value="CPU/DM/memory_23_27"/><specSig signal="CPUDMmemory_21_27_SPECSIG" value="CPU/DM/memory_21_27"/><specSig signal="CPUDMmemory_20_27_SPECSIG" value="CPU/DM/memory_20_27"/><specSig signal="CPUDMmemory_15_27_SPECSIG" value="CPU/DM/memory_15_27"/><specSig signal="CPUDMmemory_18_27_SPECSIG" value="CPU/DM/memory_18_27"/><specSig signal="CPUDMmemory_26_27_SPECSIG" value="CPU/DM/memory_26_27"/><specSig signal="CPUDMmemory_10_27_SPECSIG" value="CPU/DM/memory_10_27"/><specSig signal="CPUDMmemory_7_27_SPECSIG" value="CPU/DM/memory_7_27"/><specSig signal="CPUDMmemory_12_27_SPECSIG" value="CPU/DM/memory_12_27"/><specSig signal="CPUMEM_WB_MEMres27_SPECSIG" value="CPU/MEM_WB_MEMres&lt;27&gt;"/><specSig signal="OpTxBIN_OR3391_SPECSIG" value="$OpTx$BIN_OR$3391"/><specSig signal="CPUDMmemory_19_28_SPECSIG" value="CPU/DM/memory_19_28"/><specSig signal="CPUDMmemory_29_28_SPECSIG" value="CPU/DM/memory_29_28"/><specSig signal="CPUDMmemory_27_28_SPECSIG" value="CPU/DM/memory_27_28"/><specSig signal="CPUDMmemory_30_28_SPECSIG" value="CPU/DM/memory_30_28"/><specSig signal="CPUDMmemory_31_28_SPECSIG" value="CPU/DM/memory_31_28"/><specSig signal="CPUDMmemory_17_28_SPECSIG" value="CPU/DM/memory_17_28"/><specSig signal="CPUDMmemory_25_28_SPECSIG" value="CPU/DM/memory_25_28"/><specSig signal="CPUDMmemory_28_28_SPECSIG" value="CPU/DM/memory_28_28"/><specSig signal="CPUDMmemory_14_28_SPECSIG" value="CPU/DM/memory_14_28"/><specSig signal="CPUDMmemory_22_28_SPECSIG" value="CPU/DM/memory_22_28"/><specSig signal="CPUDMmemory_23_28_SPECSIG" value="CPU/DM/memory_23_28"/><specSig signal="CPUDMmemory_21_28_SPECSIG" value="CPU/DM/memory_21_28"/><specSig signal="CPUDMmemory_20_28_SPECSIG" value="CPU/DM/memory_20_28"/><specSig signal="CPUDMmemory_15_28_SPECSIG" value="CPU/DM/memory_15_28"/><specSig signal="CPUDMmemory_18_28_SPECSIG" value="CPU/DM/memory_18_28"/><specSig signal="CPUDMmemory_26_28_SPECSIG" value="CPU/DM/memory_26_28"/><specSig signal="CPUDMmemory_10_28_SPECSIG" value="CPU/DM/memory_10_28"/><specSig signal="CPUDMmemory_7_28_SPECSIG" value="CPU/DM/memory_7_28"/><specSig signal="CPUDMmemory_12_28_SPECSIG" value="CPU/DM/memory_12_28"/><specSig signal="CPUMEM_WB_MEMres28_SPECSIG" value="CPU/MEM_WB_MEMres&lt;28&gt;"/><specSig signal="OpTxBIN_OR3393_SPECSIG" value="$OpTx$BIN_OR$3393"/><specSig signal="CPUDMmemory_19_29_SPECSIG" value="CPU/DM/memory_19_29"/><specSig signal="CPUDMmemory_29_29_SPECSIG" value="CPU/DM/memory_29_29"/><specSig signal="CPUDMmemory_27_29_SPECSIG" value="CPU/DM/memory_27_29"/><specSig signal="CPUDMmemory_30_29_SPECSIG" value="CPU/DM/memory_30_29"/><specSig signal="CPUDMmemory_31_29_SPECSIG" value="CPU/DM/memory_31_29"/><specSig signal="CPUDMmemory_17_29_SPECSIG" value="CPU/DM/memory_17_29"/><specSig signal="CPUDMmemory_25_29_SPECSIG" value="CPU/DM/memory_25_29"/><specSig signal="CPUDMmemory_28_29_SPECSIG" value="CPU/DM/memory_28_29"/><specSig signal="CPUDMmemory_14_29_SPECSIG" value="CPU/DM/memory_14_29"/><specSig signal="CPUDMmemory_22_29_SPECSIG" value="CPU/DM/memory_22_29"/><specSig signal="CPUDMmemory_23_29_SPECSIG" value="CPU/DM/memory_23_29"/><specSig signal="CPUDMmemory_21_29_SPECSIG" value="CPU/DM/memory_21_29"/><specSig signal="CPUDMmemory_20_29_SPECSIG" value="CPU/DM/memory_20_29"/><specSig signal="CPUDMmemory_15_29_SPECSIG" value="CPU/DM/memory_15_29"/><specSig signal="CPUDMmemory_18_29_SPECSIG" value="CPU/DM/memory_18_29"/><specSig signal="CPUDMmemory_26_29_SPECSIG" value="CPU/DM/memory_26_29"/><specSig signal="CPUDMmemory_10_29_SPECSIG" value="CPU/DM/memory_10_29"/><specSig signal="CPUDMmemory_7_29_SPECSIG" value="CPU/DM/memory_7_29"/><specSig signal="CPUDMmemory_12_29_SPECSIG" value="CPU/DM/memory_12_29"/><specSig signal="CPUMEM_WB_MEMres29_SPECSIG" value="CPU/MEM_WB_MEMres&lt;29&gt;"/><specSig signal="OpTxBIN_OR3395_SPECSIG" value="$OpTx$BIN_OR$3395"/><specSig signal="CPUDMmemory_19_2_SPECSIG" value="CPU/DM/memory_19_2"/><specSig signal="CPUDMmemory_29_2_SPECSIG" value="CPU/DM/memory_29_2"/><specSig signal="CPUDMmemory_27_2_SPECSIG" value="CPU/DM/memory_27_2"/><specSig signal="CPUDMmemory_30_2_SPECSIG" value="CPU/DM/memory_30_2"/><specSig signal="CPUDMmemory_31_2_SPECSIG" value="CPU/DM/memory_31_2"/><specSig signal="CPUDMmemory_17_2_SPECSIG" value="CPU/DM/memory_17_2"/><specSig signal="CPUDMmemory_25_2_SPECSIG" value="CPU/DM/memory_25_2"/><specSig signal="CPUDMmemory_28_2_SPECSIG" value="CPU/DM/memory_28_2"/><specSig signal="CPUDMmemory_14_2_SPECSIG" value="CPU/DM/memory_14_2"/><specSig signal="CPUDMmemory_22_2_SPECSIG" value="CPU/DM/memory_22_2"/><specSig signal="CPUDMmemory_23_2_SPECSIG" value="CPU/DM/memory_23_2"/><specSig signal="CPUDMmemory_21_2_SPECSIG" value="CPU/DM/memory_21_2"/><specSig signal="CPUDMmemory_20_2_SPECSIG" value="CPU/DM/memory_20_2"/><specSig signal="CPUDMmemory_15_2_SPECSIG" value="CPU/DM/memory_15_2"/><specSig signal="CPUDMmemory_18_2_SPECSIG" value="CPU/DM/memory_18_2"/><specSig signal="CPUDMmemory_26_2_SPECSIG" value="CPU/DM/memory_26_2"/><specSig signal="CPUDMmemory_10_2_SPECSIG" value="CPU/DM/memory_10_2"/><specSig signal="CPUDMmemory_7_2_SPECSIG" value="CPU/DM/memory_7_2"/><specSig signal="CPUDMmemory_12_2_SPECSIG" value="CPU/DM/memory_12_2"/><specSig signal="CPUMEM_WB_MEMres2_SPECSIG" value="CPU/MEM_WB_MEMres&lt;2&gt;"/><specSig signal="OpTxBIN_OR3397_SPECSIG" value="$OpTx$BIN_OR$3397"/><specSig signal="CPUDMmemory_19_30_SPECSIG" value="CPU/DM/memory_19_30"/><specSig signal="CPUDMmemory_29_30_SPECSIG" value="CPU/DM/memory_29_30"/><specSig signal="CPUDMmemory_27_30_SPECSIG" value="CPU/DM/memory_27_30"/><specSig signal="CPUDMmemory_30_30_SPECSIG" value="CPU/DM/memory_30_30"/><specSig signal="CPUDMmemory_31_30_SPECSIG" value="CPU/DM/memory_31_30"/><specSig signal="CPUDMmemory_17_30_SPECSIG" value="CPU/DM/memory_17_30"/><specSig signal="CPUDMmemory_25_30_SPECSIG" value="CPU/DM/memory_25_30"/><specSig signal="CPUDMmemory_28_30_SPECSIG" value="CPU/DM/memory_28_30"/><specSig signal="CPUDMmemory_14_30_SPECSIG" value="CPU/DM/memory_14_30"/><specSig signal="CPUDMmemory_22_30_SPECSIG" value="CPU/DM/memory_22_30"/><specSig signal="CPUDMmemory_23_30_SPECSIG" value="CPU/DM/memory_23_30"/><specSig signal="CPUDMmemory_21_30_SPECSIG" value="CPU/DM/memory_21_30"/><specSig signal="CPUDMmemory_20_30_SPECSIG" value="CPU/DM/memory_20_30"/><specSig signal="CPUDMmemory_15_30_SPECSIG" value="CPU/DM/memory_15_30"/><specSig signal="CPUDMmemory_18_30_SPECSIG" value="CPU/DM/memory_18_30"/><specSig signal="CPUDMmemory_26_30_SPECSIG" value="CPU/DM/memory_26_30"/><specSig signal="CPUDMmemory_10_30_SPECSIG" value="CPU/DM/memory_10_30"/><specSig signal="CPUDMmemory_7_30_SPECSIG" value="CPU/DM/memory_7_30"/><specSig signal="CPUDMmemory_12_30_SPECSIG" value="CPU/DM/memory_12_30"/><specSig signal="CPUMEM_WB_MEMres30_SPECSIG" value="CPU/MEM_WB_MEMres&lt;30&gt;"/><specSig signal="OpTxBIN_OR3399_SPECSIG" value="$OpTx$BIN_OR$3399"/><specSig signal="CPUDMmemory_19_31_SPECSIG" value="CPU/DM/memory_19_31"/><specSig signal="CPUDMmemory_29_31_SPECSIG" value="CPU/DM/memory_29_31"/><specSig signal="CPUDMmemory_27_31_SPECSIG" value="CPU/DM/memory_27_31"/><specSig signal="CPUDMmemory_30_31_SPECSIG" value="CPU/DM/memory_30_31"/><specSig signal="CPUDMmemory_31_31_SPECSIG" value="CPU/DM/memory_31_31"/><specSig signal="CPUDMmemory_17_31_SPECSIG" value="CPU/DM/memory_17_31"/><specSig signal="CPUDMmemory_25_31_SPECSIG" value="CPU/DM/memory_25_31"/><specSig signal="CPUDMmemory_28_31_SPECSIG" value="CPU/DM/memory_28_31"/><specSig signal="CPUDMmemory_14_31_SPECSIG" value="CPU/DM/memory_14_31"/><specSig signal="CPUDMmemory_22_31_SPECSIG" value="CPU/DM/memory_22_31"/><specSig signal="CPUDMmemory_23_31_SPECSIG" value="CPU/DM/memory_23_31"/><specSig signal="CPUDMmemory_21_31_SPECSIG" value="CPU/DM/memory_21_31"/><specSig signal="CPUDMmemory_20_31_SPECSIG" value="CPU/DM/memory_20_31"/><specSig signal="CPUDMmemory_15_31_SPECSIG" value="CPU/DM/memory_15_31"/><specSig signal="CPUDMmemory_18_31_SPECSIG" value="CPU/DM/memory_18_31"/><specSig signal="CPUDMmemory_26_31_SPECSIG" value="CPU/DM/memory_26_31"/><specSig signal="CPUDMmemory_10_31_SPECSIG" value="CPU/DM/memory_10_31"/><specSig signal="CPUDMmemory_7_31_SPECSIG" value="CPU/DM/memory_7_31"/><specSig signal="CPUDMmemory_12_31_SPECSIG" value="CPU/DM/memory_12_31"/><specSig signal="CPUMEM_WB_MEMres31_SPECSIG" value="CPU/MEM_WB_MEMres&lt;31&gt;"/><specSig signal="OpTxBIN_OR3401_SPECSIG" value="$OpTx$BIN_OR$3401"/><specSig signal="CPUDMmemory_19_3_SPECSIG" value="CPU/DM/memory_19_3"/><specSig signal="CPUDMmemory_29_3_SPECSIG" value="CPU/DM/memory_29_3"/><specSig signal="CPUDMmemory_27_3_SPECSIG" value="CPU/DM/memory_27_3"/><specSig signal="CPUDMmemory_30_3_SPECSIG" value="CPU/DM/memory_30_3"/><specSig signal="CPUDMmemory_31_3_SPECSIG" value="CPU/DM/memory_31_3"/><specSig signal="CPUDMmemory_17_3_SPECSIG" value="CPU/DM/memory_17_3"/><specSig signal="CPUDMmemory_25_3_SPECSIG" value="CPU/DM/memory_25_3"/><specSig signal="CPUDMmemory_28_3_SPECSIG" value="CPU/DM/memory_28_3"/><specSig signal="CPUDMmemory_14_3_SPECSIG" value="CPU/DM/memory_14_3"/><specSig signal="CPUDMmemory_22_3_SPECSIG" value="CPU/DM/memory_22_3"/><specSig signal="CPUDMmemory_23_3_SPECSIG" value="CPU/DM/memory_23_3"/><specSig signal="CPUDMmemory_21_3_SPECSIG" value="CPU/DM/memory_21_3"/><specSig signal="CPUDMmemory_20_3_SPECSIG" value="CPU/DM/memory_20_3"/><specSig signal="CPUDMmemory_15_3_SPECSIG" value="CPU/DM/memory_15_3"/><specSig signal="CPUDMmemory_18_3_SPECSIG" value="CPU/DM/memory_18_3"/><specSig signal="CPUDMmemory_26_3_SPECSIG" value="CPU/DM/memory_26_3"/><specSig signal="CPUDMmemory_10_3_SPECSIG" value="CPU/DM/memory_10_3"/><specSig signal="CPUDMmemory_7_3_SPECSIG" value="CPU/DM/memory_7_3"/><specSig signal="CPUDMmemory_12_3_SPECSIG" value="CPU/DM/memory_12_3"/><specSig signal="CPUMEM_WB_MEMres3_SPECSIG" value="CPU/MEM_WB_MEMres&lt;3&gt;"/><specSig signal="OpTxBIN_OR3403_SPECSIG" value="$OpTx$BIN_OR$3403"/><specSig signal="CPUDMmemory_19_4_SPECSIG" value="CPU/DM/memory_19_4"/><specSig signal="CPUDMmemory_29_4_SPECSIG" value="CPU/DM/memory_29_4"/><specSig signal="CPUDMmemory_27_4_SPECSIG" value="CPU/DM/memory_27_4"/><specSig signal="CPUDMmemory_30_4_SPECSIG" value="CPU/DM/memory_30_4"/><specSig signal="CPUDMmemory_31_4_SPECSIG" value="CPU/DM/memory_31_4"/><specSig signal="CPUDMmemory_17_4_SPECSIG" value="CPU/DM/memory_17_4"/><specSig signal="CPUDMmemory_25_4_SPECSIG" value="CPU/DM/memory_25_4"/><specSig signal="CPUDMmemory_28_4_SPECSIG" value="CPU/DM/memory_28_4"/><specSig signal="CPUDMmemory_14_4_SPECSIG" value="CPU/DM/memory_14_4"/><specSig signal="CPUDMmemory_22_4_SPECSIG" value="CPU/DM/memory_22_4"/><specSig signal="CPUDMmemory_23_4_SPECSIG" value="CPU/DM/memory_23_4"/><specSig signal="CPUDMmemory_21_4_SPECSIG" value="CPU/DM/memory_21_4"/><specSig signal="CPUDMmemory_20_4_SPECSIG" value="CPU/DM/memory_20_4"/><specSig signal="CPUDMmemory_15_4_SPECSIG" value="CPU/DM/memory_15_4"/><specSig signal="CPUDMmemory_18_4_SPECSIG" value="CPU/DM/memory_18_4"/><specSig signal="CPUDMmemory_26_4_SPECSIG" value="CPU/DM/memory_26_4"/><specSig signal="CPUDMmemory_10_4_SPECSIG" value="CPU/DM/memory_10_4"/><specSig signal="CPUDMmemory_7_4_SPECSIG" value="CPU/DM/memory_7_4"/><specSig signal="CPUDMmemory_12_4_SPECSIG" value="CPU/DM/memory_12_4"/><specSig signal="CPUMEM_WB_MEMres4_SPECSIG" value="CPU/MEM_WB_MEMres&lt;4&gt;"/><specSig signal="OpTxBIN_OR3405_SPECSIG" value="$OpTx$BIN_OR$3405"/><specSig signal="CPUDMmemory_19_5_SPECSIG" value="CPU/DM/memory_19_5"/><specSig signal="CPUDMmemory_29_5_SPECSIG" value="CPU/DM/memory_29_5"/><specSig signal="CPUDMmemory_27_5_SPECSIG" value="CPU/DM/memory_27_5"/><specSig signal="CPUDMmemory_30_5_SPECSIG" value="CPU/DM/memory_30_5"/><specSig signal="CPUDMmemory_31_5_SPECSIG" value="CPU/DM/memory_31_5"/><specSig signal="CPUDMmemory_17_5_SPECSIG" value="CPU/DM/memory_17_5"/><specSig signal="CPUDMmemory_25_5_SPECSIG" value="CPU/DM/memory_25_5"/><specSig signal="CPUDMmemory_28_5_SPECSIG" value="CPU/DM/memory_28_5"/><specSig signal="CPUDMmemory_14_5_SPECSIG" value="CPU/DM/memory_14_5"/><specSig signal="CPUDMmemory_22_5_SPECSIG" value="CPU/DM/memory_22_5"/><specSig signal="CPUDMmemory_23_5_SPECSIG" value="CPU/DM/memory_23_5"/><specSig signal="CPUDMmemory_21_5_SPECSIG" value="CPU/DM/memory_21_5"/><specSig signal="CPUDMmemory_20_5_SPECSIG" value="CPU/DM/memory_20_5"/><specSig signal="CPUDMmemory_15_5_SPECSIG" value="CPU/DM/memory_15_5"/><specSig signal="CPUDMmemory_18_5_SPECSIG" value="CPU/DM/memory_18_5"/><specSig signal="CPUDMmemory_26_5_SPECSIG" value="CPU/DM/memory_26_5"/><specSig signal="CPUDMmemory_10_5_SPECSIG" value="CPU/DM/memory_10_5"/><specSig signal="CPUDMmemory_7_5_SPECSIG" value="CPU/DM/memory_7_5"/><specSig signal="CPUDMmemory_12_5_SPECSIG" value="CPU/DM/memory_12_5"/><specSig signal="CPUMEM_WB_MEMres5_SPECSIG" value="CPU/MEM_WB_MEMres&lt;5&gt;"/><specSig signal="OpTxBIN_OR3407_SPECSIG" value="$OpTx$BIN_OR$3407"/><specSig signal="CPUDMmemory_19_6_SPECSIG" value="CPU/DM/memory_19_6"/><specSig signal="CPUDMmemory_29_6_SPECSIG" value="CPU/DM/memory_29_6"/><specSig signal="CPUDMmemory_27_6_SPECSIG" value="CPU/DM/memory_27_6"/><specSig signal="CPUDMmemory_30_6_SPECSIG" value="CPU/DM/memory_30_6"/><specSig signal="CPUDMmemory_31_6_SPECSIG" value="CPU/DM/memory_31_6"/><specSig signal="CPUDMmemory_17_6_SPECSIG" value="CPU/DM/memory_17_6"/><specSig signal="CPUDMmemory_25_6_SPECSIG" value="CPU/DM/memory_25_6"/><specSig signal="CPUDMmemory_28_6_SPECSIG" value="CPU/DM/memory_28_6"/><specSig signal="CPUDMmemory_14_6_SPECSIG" value="CPU/DM/memory_14_6"/><specSig signal="CPUDMmemory_22_6_SPECSIG" value="CPU/DM/memory_22_6"/><specSig signal="CPUDMmemory_23_6_SPECSIG" value="CPU/DM/memory_23_6"/><specSig signal="CPUDMmemory_21_6_SPECSIG" value="CPU/DM/memory_21_6"/><specSig signal="CPUDMmemory_20_6_SPECSIG" value="CPU/DM/memory_20_6"/><specSig signal="CPUDMmemory_15_6_SPECSIG" value="CPU/DM/memory_15_6"/><specSig signal="CPUDMmemory_18_6_SPECSIG" value="CPU/DM/memory_18_6"/><specSig signal="CPUDMmemory_26_6_SPECSIG" value="CPU/DM/memory_26_6"/><specSig signal="CPUDMmemory_10_6_SPECSIG" value="CPU/DM/memory_10_6"/><specSig signal="CPUDMmemory_7_6_SPECSIG" value="CPU/DM/memory_7_6"/><specSig signal="CPUDMmemory_12_6_SPECSIG" value="CPU/DM/memory_12_6"/><specSig signal="CPUMEM_WB_MEMres6_SPECSIG" value="CPU/MEM_WB_MEMres&lt;6&gt;"/><specSig signal="OpTxBIN_OR3409_SPECSIG" value="$OpTx$BIN_OR$3409"/><specSig signal="CPUDMmemory_19_7_SPECSIG" value="CPU/DM/memory_19_7"/><specSig signal="CPUDMmemory_29_7_SPECSIG" value="CPU/DM/memory_29_7"/><specSig signal="CPUDMmemory_27_7_SPECSIG" value="CPU/DM/memory_27_7"/><specSig signal="CPUDMmemory_30_7_SPECSIG" value="CPU/DM/memory_30_7"/><specSig signal="CPUDMmemory_31_7_SPECSIG" value="CPU/DM/memory_31_7"/><specSig signal="CPUDMmemory_17_7_SPECSIG" value="CPU/DM/memory_17_7"/><specSig signal="CPUDMmemory_25_7_SPECSIG" value="CPU/DM/memory_25_7"/><specSig signal="CPUDMmemory_28_7_SPECSIG" value="CPU/DM/memory_28_7"/><specSig signal="CPUDMmemory_14_7_SPECSIG" value="CPU/DM/memory_14_7"/><specSig signal="CPUDMmemory_22_7_SPECSIG" value="CPU/DM/memory_22_7"/><specSig signal="CPUDMmemory_23_7_SPECSIG" value="CPU/DM/memory_23_7"/><specSig signal="CPUDMmemory_21_7_SPECSIG" value="CPU/DM/memory_21_7"/><specSig signal="CPUDMmemory_20_7_SPECSIG" value="CPU/DM/memory_20_7"/><specSig signal="CPUDMmemory_15_7_SPECSIG" value="CPU/DM/memory_15_7"/><specSig signal="CPUDMmemory_18_7_SPECSIG" value="CPU/DM/memory_18_7"/><specSig signal="CPUDMmemory_26_7_SPECSIG" value="CPU/DM/memory_26_7"/><specSig signal="CPUDMmemory_10_7_SPECSIG" value="CPU/DM/memory_10_7"/><specSig signal="CPUDMmemory_7_7_SPECSIG" value="CPU/DM/memory_7_7"/><specSig signal="CPUDMmemory_12_7_SPECSIG" value="CPU/DM/memory_12_7"/><specSig signal="CPUMEM_WB_MEMres7_SPECSIG" value="CPU/MEM_WB_MEMres&lt;7&gt;"/><specSig signal="OpTxBIN_OR3411_SPECSIG" value="$OpTx$BIN_OR$3411"/><specSig signal="CPUDMmemory_19_8_SPECSIG" value="CPU/DM/memory_19_8"/><specSig signal="CPUDMmemory_29_8_SPECSIG" value="CPU/DM/memory_29_8"/><specSig signal="CPUDMmemory_27_8_SPECSIG" value="CPU/DM/memory_27_8"/><specSig signal="CPUDMmemory_30_8_SPECSIG" value="CPU/DM/memory_30_8"/><specSig signal="CPUDMmemory_31_8_SPECSIG" value="CPU/DM/memory_31_8"/><specSig signal="CPUDMmemory_17_8_SPECSIG" value="CPU/DM/memory_17_8"/><specSig signal="CPUDMmemory_25_8_SPECSIG" value="CPU/DM/memory_25_8"/><specSig signal="CPUDMmemory_28_8_SPECSIG" value="CPU/DM/memory_28_8"/><specSig signal="CPUDMmemory_14_8_SPECSIG" value="CPU/DM/memory_14_8"/><specSig signal="CPUDMmemory_22_8_SPECSIG" value="CPU/DM/memory_22_8"/><specSig signal="CPUDMmemory_23_8_SPECSIG" value="CPU/DM/memory_23_8"/><specSig signal="CPUDMmemory_21_8_SPECSIG" value="CPU/DM/memory_21_8"/><specSig signal="CPUDMmemory_20_8_SPECSIG" value="CPU/DM/memory_20_8"/><specSig signal="CPUDMmemory_15_8_SPECSIG" value="CPU/DM/memory_15_8"/><specSig signal="CPUDMmemory_18_8_SPECSIG" value="CPU/DM/memory_18_8"/><specSig signal="CPUDMmemory_26_8_SPECSIG" value="CPU/DM/memory_26_8"/><specSig signal="CPUDMmemory_10_8_SPECSIG" value="CPU/DM/memory_10_8"/><specSig signal="CPUDMmemory_7_8_SPECSIG" value="CPU/DM/memory_7_8"/><specSig signal="CPUDMmemory_12_8_SPECSIG" value="CPU/DM/memory_12_8"/><specSig signal="CPUMEM_WB_MEMres8_SPECSIG" value="CPU/MEM_WB_MEMres&lt;8&gt;"/><specSig signal="OpTxBIN_OR3413_SPECSIG" value="$OpTx$BIN_OR$3413"/><specSig signal="CPUDMmemory_19_9_SPECSIG" value="CPU/DM/memory_19_9"/><specSig signal="CPUDMmemory_29_9_SPECSIG" value="CPU/DM/memory_29_9"/><specSig signal="CPUDMmemory_27_9_SPECSIG" value="CPU/DM/memory_27_9"/><specSig signal="CPUDMmemory_30_9_SPECSIG" value="CPU/DM/memory_30_9"/><specSig signal="CPUDMmemory_31_9_SPECSIG" value="CPU/DM/memory_31_9"/><specSig signal="CPUDMmemory_17_9_SPECSIG" value="CPU/DM/memory_17_9"/><specSig signal="CPUDMmemory_25_9_SPECSIG" value="CPU/DM/memory_25_9"/><specSig signal="CPUDMmemory_28_9_SPECSIG" value="CPU/DM/memory_28_9"/><specSig signal="CPUDMmemory_14_9_SPECSIG" value="CPU/DM/memory_14_9"/><specSig signal="CPUDMmemory_22_9_SPECSIG" value="CPU/DM/memory_22_9"/><specSig signal="CPUDMmemory_23_9_SPECSIG" value="CPU/DM/memory_23_9"/><specSig signal="CPUDMmemory_21_9_SPECSIG" value="CPU/DM/memory_21_9"/><specSig signal="CPUDMmemory_20_9_SPECSIG" value="CPU/DM/memory_20_9"/><specSig signal="CPUDMmemory_15_9_SPECSIG" value="CPU/DM/memory_15_9"/><specSig signal="CPUDMmemory_18_9_SPECSIG" value="CPU/DM/memory_18_9"/><specSig signal="CPUDMmemory_26_9_SPECSIG" value="CPU/DM/memory_26_9"/><specSig signal="CPUDMmemory_10_9_SPECSIG" value="CPU/DM/memory_10_9"/><specSig signal="CPUDMmemory_7_9_SPECSIG" value="CPU/DM/memory_7_9"/><specSig signal="CPUDMmemory_12_9_SPECSIG" value="CPU/DM/memory_12_9"/><specSig signal="CPUMEM_WB_MEMres9_SPECSIG" value="CPU/MEM_WB_MEMres&lt;9&gt;"/><specSig signal="CPURFmemory_1_0_SPECSIG" value="CPU/RF/memory_1_0"/><specSig signal="CPURFmemory_1_1_SPECSIG" value="CPU/RF/memory_1_1"/><specSig signal="CPURFmemory_1_10_SPECSIG" value="CPU/RF/memory_1_10"/><specSig signal="CPURFmemory_1_11_SPECSIG" value="CPU/RF/memory_1_11"/><specSig signal="CPURFmemory_1_12_SPECSIG" value="CPU/RF/memory_1_12"/><specSig signal="CPURFmemory_1_13_SPECSIG" value="CPU/RF/memory_1_13"/><specSig signal="CPURFmemory_1_14_SPECSIG" value="CPU/RF/memory_1_14"/><specSig signal="CPURFmemory_1_15_SPECSIG" value="CPU/RF/memory_1_15"/><specSig signal="CPURFmemory_1_16_SPECSIG" value="CPU/RF/memory_1_16"/><specSig signal="CPURFmemory_1_17_SPECSIG" value="CPU/RF/memory_1_17"/><specSig signal="CPURFmemory_1_18_SPECSIG" value="CPU/RF/memory_1_18"/><specSig signal="CPURFmemory_1_19_SPECSIG" value="CPU/RF/memory_1_19"/><specSig signal="CPURFmemory_1_2_SPECSIG" value="CPU/RF/memory_1_2"/><specSig signal="CPURFmemory_1_20_SPECSIG" value="CPU/RF/memory_1_20"/><specSig signal="CPURFmemory_1_21_SPECSIG" value="CPU/RF/memory_1_21"/><specSig signal="CPURFmemory_1_22_SPECSIG" value="CPU/RF/memory_1_22"/><specSig signal="CPURFmemory_1_23_SPECSIG" value="CPU/RF/memory_1_23"/><specSig signal="CPURFmemory_1_24_SPECSIG" value="CPU/RF/memory_1_24"/><specSig signal="CPURFmemory_1_25_SPECSIG" value="CPU/RF/memory_1_25"/><specSig signal="CPURFmemory_1_26_SPECSIG" value="CPU/RF/memory_1_26"/><specSig signal="OpTxFX_DC169_SPECSIG" value="$OpTx$FX_DC$169"/><specSig signal="CPURFmemory_1_27_SPECSIG" value="CPU/RF/memory_1_27"/><specSig signal="CPURFmemory_1_28_SPECSIG" value="CPU/RF/memory_1_28"/><specSig signal="CPURFmemory_1_29_SPECSIG" value="CPU/RF/memory_1_29"/><specSig signal="CPURFmemory_1_3_SPECSIG" value="CPU/RF/memory_1_3"/><specSig signal="CPURFmemory_1_30_SPECSIG" value="CPU/RF/memory_1_30"/><specSig signal="CPURFmemory_1_31_SPECSIG" value="CPU/RF/memory_1_31"/><specSig signal="CPURFmemory_1_4_SPECSIG" value="CPU/RF/memory_1_4"/><specSig signal="CPURFmemory_1_5_SPECSIG" value="CPU/RF/memory_1_5"/><specSig signal="CPURFmemory_1_6_SPECSIG" value="CPU/RF/memory_1_6"/><specSig signal="CPURFmemory_1_7_SPECSIG" value="CPU/RF/memory_1_7"/><specSig signal="CPURFmemory_1_8_SPECSIG" value="CPU/RF/memory_1_8"/><specSig signal="CPURFmemory_1_9_SPECSIG" value="CPU/RF/memory_1_9"/><specSig signal="CPURFmemory_24_0_SPECSIG" value="CPU/RF/memory_24_0"/><specSig signal="CPURFmemory_24_1_SPECSIG" value="CPU/RF/memory_24_1"/><specSig signal="CPURFmemory_24_10_SPECSIG" value="CPU/RF/memory_24_10"/><specSig signal="CPURFmemory_24_11_SPECSIG" value="CPU/RF/memory_24_11"/><specSig signal="CPURFmemory_24_12_SPECSIG" value="CPU/RF/memory_24_12"/><specSig signal="CPURFmemory_24_13_SPECSIG" value="CPU/RF/memory_24_13"/><specSig signal="CPURFmemory_24_14_SPECSIG" value="CPU/RF/memory_24_14"/><specSig signal="CPURFmemory_24_15_SPECSIG" value="CPU/RF/memory_24_15"/><specSig signal="CPURFmemory_24_16_SPECSIG" value="CPU/RF/memory_24_16"/><specSig signal="CPURFmemory_24_17_SPECSIG" value="CPU/RF/memory_24_17"/><specSig signal="CPURFmemory_24_18_SPECSIG" value="CPU/RF/memory_24_18"/><specSig signal="CPURFmemory_24_19_SPECSIG" value="CPU/RF/memory_24_19"/><specSig signal="CPURFmemory_24_2_SPECSIG" value="CPU/RF/memory_24_2"/><specSig signal="CPURFmemory_24_20_SPECSIG" value="CPU/RF/memory_24_20"/><specSig signal="CPURFmemory_24_21_SPECSIG" value="CPU/RF/memory_24_21"/><specSig signal="CPURFmemory_24_22_SPECSIG" value="CPU/RF/memory_24_22"/><specSig signal="CPURFmemory_24_23_SPECSIG" value="CPU/RF/memory_24_23"/><specSig signal="CPURFmemory_24_24_SPECSIG" value="CPU/RF/memory_24_24"/><specSig signal="CPURFmemory_24_25_SPECSIG" value="CPU/RF/memory_24_25"/><specSig signal="CPURFmemory_24_26_SPECSIG" value="CPU/RF/memory_24_26"/><specSig signal="CPURFmemory_24_27_SPECSIG" value="CPU/RF/memory_24_27"/><specSig signal="CPURFmemory_24_28_SPECSIG" value="CPU/RF/memory_24_28"/><specSig signal="CPURFmemory_24_29_SPECSIG" value="CPU/RF/memory_24_29"/><specSig signal="CPURFmemory_24_3_SPECSIG" value="CPU/RF/memory_24_3"/><specSig signal="CPURFmemory_24_30_SPECSIG" value="CPU/RF/memory_24_30"/><specSig signal="CPURFmemory_24_31_SPECSIG" value="CPU/RF/memory_24_31"/><specSig signal="CPURFmemory_24_4_SPECSIG" value="CPU/RF/memory_24_4"/><specSig signal="CPURFmemory_24_5_SPECSIG" value="CPU/RF/memory_24_5"/><specSig signal="CPURFmemory_24_6_SPECSIG" value="CPU/RF/memory_24_6"/><specSig signal="CPURFmemory_24_7_SPECSIG" value="CPU/RF/memory_24_7"/><specSig signal="CPURFmemory_24_8_SPECSIG" value="CPU/RF/memory_24_8"/><specSig signal="CPURFmemory_24_9_SPECSIG" value="CPU/RF/memory_24_9"/><specSig signal="CPURFmemory_25_0_SPECSIG" value="CPU/RF/memory_25_0"/><specSig signal="CPURFmemory_25_1_SPECSIG" value="CPU/RF/memory_25_1"/><specSig signal="CPURFmemory_25_10_SPECSIG" value="CPU/RF/memory_25_10"/><specSig signal="CPURFmemory_25_11_SPECSIG" value="CPU/RF/memory_25_11"/><specSig signal="CPURFmemory_25_12_SPECSIG" value="CPU/RF/memory_25_12"/><specSig signal="CPURFmemory_25_13_SPECSIG" value="CPU/RF/memory_25_13"/><specSig signal="CPURFmemory_25_14_SPECSIG" value="CPU/RF/memory_25_14"/><specSig signal="CPURFmemory_25_15_SPECSIG" value="CPU/RF/memory_25_15"/><specSig signal="CPURFmemory_25_16_SPECSIG" value="CPU/RF/memory_25_16"/><specSig signal="CPURFmemory_25_17_SPECSIG" value="CPU/RF/memory_25_17"/><specSig signal="CPURFmemory_25_18_SPECSIG" value="CPU/RF/memory_25_18"/><specSig signal="CPURFmemory_25_19_SPECSIG" value="CPU/RF/memory_25_19"/><specSig signal="CPURFmemory_25_2_SPECSIG" value="CPU/RF/memory_25_2"/><specSig signal="CPURFmemory_25_20_SPECSIG" value="CPU/RF/memory_25_20"/><specSig signal="CPURFmemory_25_21_SPECSIG" value="CPU/RF/memory_25_21"/><specSig signal="CPURFmemory_25_22_SPECSIG" value="CPU/RF/memory_25_22"/><specSig signal="CPURFmemory_25_23_SPECSIG" value="CPU/RF/memory_25_23"/><specSig signal="CPURFmemory_25_24_SPECSIG" value="CPU/RF/memory_25_24"/><specSig signal="CPURFmemory_25_25_SPECSIG" value="CPU/RF/memory_25_25"/><specSig signal="CPURFmemory_25_26_SPECSIG" value="CPU/RF/memory_25_26"/><specSig signal="CPURFmemory_25_27_SPECSIG" value="CPU/RF/memory_25_27"/><specSig signal="CPURFmemory_25_28_SPECSIG" value="CPU/RF/memory_25_28"/><specSig signal="CPURFmemory_25_29_SPECSIG" value="CPU/RF/memory_25_29"/><specSig signal="CPURFmemory_25_3_SPECSIG" value="CPU/RF/memory_25_3"/><specSig signal="CPURFmemory_25_30_SPECSIG" value="CPU/RF/memory_25_30"/><specSig signal="CPURFmemory_25_31_SPECSIG" value="CPU/RF/memory_25_31"/><specSig signal="CPURFmemory_25_4_SPECSIG" value="CPU/RF/memory_25_4"/><specSig signal="CPURFmemory_25_5_SPECSIG" value="CPU/RF/memory_25_5"/><specSig signal="CPURFmemory_25_6_SPECSIG" value="CPU/RF/memory_25_6"/><specSig signal="CPURFmemory_25_7_SPECSIG" value="CPU/RF/memory_25_7"/><specSig signal="CPURFmemory_25_8_SPECSIG" value="CPU/RF/memory_25_8"/><specSig signal="CPURFmemory_25_9_SPECSIG" value="CPU/RF/memory_25_9"/><specSig signal="CPURFmemory_26_0_SPECSIG" value="CPU/RF/memory_26_0"/><specSig signal="CPURFmemory_26_1_SPECSIG" value="CPU/RF/memory_26_1"/><specSig signal="CPURFmemory_26_10_SPECSIG" value="CPU/RF/memory_26_10"/><specSig signal="CPURFmemory_26_11_SPECSIG" value="CPU/RF/memory_26_11"/><specSig signal="CPURFmemory_26_12_SPECSIG" value="CPU/RF/memory_26_12"/><specSig signal="CPURFmemory_26_13_SPECSIG" value="CPU/RF/memory_26_13"/><specSig signal="CPURFmemory_26_14_SPECSIG" value="CPU/RF/memory_26_14"/><specSig signal="CPURFmemory_26_15_SPECSIG" value="CPU/RF/memory_26_15"/><specSig signal="CPURFmemory_26_16_SPECSIG" value="CPU/RF/memory_26_16"/><specSig signal="CPURFmemory_26_17_SPECSIG" value="CPU/RF/memory_26_17"/><specSig signal="CPURFmemory_26_18_SPECSIG" value="CPU/RF/memory_26_18"/><specSig signal="CPURFmemory_26_19_SPECSIG" value="CPU/RF/memory_26_19"/><specSig signal="CPURFmemory_26_2_SPECSIG" value="CPU/RF/memory_26_2"/><specSig signal="CPURFmemory_26_20_SPECSIG" value="CPU/RF/memory_26_20"/><specSig signal="CPURFmemory_26_21_SPECSIG" value="CPU/RF/memory_26_21"/><specSig signal="CPURFmemory_26_22_SPECSIG" value="CPU/RF/memory_26_22"/><specSig signal="CPURFmemory_26_23_SPECSIG" value="CPU/RF/memory_26_23"/><specSig signal="CPURFmemory_26_24_SPECSIG" value="CPU/RF/memory_26_24"/><specSig signal="CPURFmemory_26_25_SPECSIG" value="CPU/RF/memory_26_25"/><specSig signal="CPURFmemory_26_26_SPECSIG" value="CPU/RF/memory_26_26"/><specSig signal="CPURFmemory_26_27_SPECSIG" value="CPU/RF/memory_26_27"/><specSig signal="CPURFmemory_26_28_SPECSIG" value="CPU/RF/memory_26_28"/><specSig signal="CPURFmemory_26_29_SPECSIG" value="CPU/RF/memory_26_29"/><specSig signal="CPURFmemory_26_3_SPECSIG" value="CPU/RF/memory_26_3"/><specSig signal="CPURFmemory_26_30_SPECSIG" value="CPU/RF/memory_26_30"/><specSig signal="CPURFmemory_26_31_SPECSIG" value="CPU/RF/memory_26_31"/><specSig signal="CPURFmemory_26_4_SPECSIG" value="CPU/RF/memory_26_4"/><specSig signal="CPURFmemory_26_5_SPECSIG" value="CPU/RF/memory_26_5"/><specSig signal="CPURFmemory_26_6_SPECSIG" value="CPU/RF/memory_26_6"/><specSig signal="CPURFmemory_26_7_SPECSIG" value="CPU/RF/memory_26_7"/><specSig signal="CPURFmemory_26_8_SPECSIG" value="CPU/RF/memory_26_8"/><specSig signal="CPURFmemory_26_9_SPECSIG" value="CPU/RF/memory_26_9"/><specSig signal="CPURFmemory_27_0_SPECSIG" value="CPU/RF/memory_27_0"/><specSig signal="CPURFmemory_27_1_SPECSIG" value="CPU/RF/memory_27_1"/><specSig signal="CPURFmemory_27_10_SPECSIG" value="CPU/RF/memory_27_10"/><specSig signal="CPURFmemory_27_11_SPECSIG" value="CPU/RF/memory_27_11"/><specSig signal="CPURFmemory_27_12_SPECSIG" value="CPU/RF/memory_27_12"/><specSig signal="CPURFmemory_27_13_SPECSIG" value="CPU/RF/memory_27_13"/><specSig signal="CPURFmemory_27_14_SPECSIG" value="CPU/RF/memory_27_14"/><specSig signal="CPURFmemory_27_15_SPECSIG" value="CPU/RF/memory_27_15"/><specSig signal="CPURFmemory_27_16_SPECSIG" value="CPU/RF/memory_27_16"/><specSig signal="CPURFmemory_27_17_SPECSIG" value="CPU/RF/memory_27_17"/><specSig signal="CPURFmemory_27_18_SPECSIG" value="CPU/RF/memory_27_18"/><specSig signal="CPURFmemory_27_19_SPECSIG" value="CPU/RF/memory_27_19"/><specSig signal="CPURFmemory_27_2_SPECSIG" value="CPU/RF/memory_27_2"/><specSig signal="CPURFmemory_27_20_SPECSIG" value="CPU/RF/memory_27_20"/><specSig signal="CPURFmemory_27_21_SPECSIG" value="CPU/RF/memory_27_21"/><specSig signal="CPURFmemory_27_22_SPECSIG" value="CPU/RF/memory_27_22"/><specSig signal="CPURFmemory_27_23_SPECSIG" value="CPU/RF/memory_27_23"/><specSig signal="CPURFmemory_27_24_SPECSIG" value="CPU/RF/memory_27_24"/><specSig signal="CPURFmemory_27_25_SPECSIG" value="CPU/RF/memory_27_25"/><specSig signal="CPURFmemory_27_26_SPECSIG" value="CPU/RF/memory_27_26"/><specSig signal="CPURFmemory_27_27_SPECSIG" value="CPU/RF/memory_27_27"/><specSig signal="CPURFmemory_27_28_SPECSIG" value="CPU/RF/memory_27_28"/><specSig signal="CPURFmemory_27_29_SPECSIG" value="CPU/RF/memory_27_29"/><specSig signal="CPURFmemory_27_3_SPECSIG" value="CPU/RF/memory_27_3"/><specSig signal="CPURFmemory_27_30_SPECSIG" value="CPU/RF/memory_27_30"/><specSig signal="CPURFmemory_27_31_SPECSIG" value="CPU/RF/memory_27_31"/><specSig signal="CPURFmemory_27_4_SPECSIG" value="CPU/RF/memory_27_4"/><specSig signal="CPURFmemory_27_5_SPECSIG" value="CPU/RF/memory_27_5"/><specSig signal="CPURFmemory_27_6_SPECSIG" value="CPU/RF/memory_27_6"/><specSig signal="CPURFmemory_27_7_SPECSIG" value="CPU/RF/memory_27_7"/><specSig signal="CPURFmemory_27_8_SPECSIG" value="CPU/RF/memory_27_8"/><specSig signal="CPURFmemory_27_9_SPECSIG" value="CPU/RF/memory_27_9"/><specSig signal="CPURFmemory_2_0_SPECSIG" value="CPU/RF/memory_2_0"/><specSig signal="CPURFmemory_2_1_SPECSIG" value="CPU/RF/memory_2_1"/><specSig signal="CPURFmemory_2_10_SPECSIG" value="CPU/RF/memory_2_10"/><specSig signal="CPURFmemory_2_11_SPECSIG" value="CPU/RF/memory_2_11"/><specSig signal="CPURFmemory_2_12_SPECSIG" value="CPU/RF/memory_2_12"/><specSig signal="CPURFmemory_2_13_SPECSIG" value="CPU/RF/memory_2_13"/><specSig signal="CPURFmemory_2_14_SPECSIG" value="CPU/RF/memory_2_14"/><specSig signal="CPURFmemory_2_15_SPECSIG" value="CPU/RF/memory_2_15"/><specSig signal="CPURFmemory_2_16_SPECSIG" value="CPU/RF/memory_2_16"/><specSig signal="CPURFmemory_2_17_SPECSIG" value="CPU/RF/memory_2_17"/><specSig signal="CPURFmemory_2_18_SPECSIG" value="CPU/RF/memory_2_18"/><specSig signal="CPURFmemory_2_19_SPECSIG" value="CPU/RF/memory_2_19"/><specSig signal="CPURFmemory_2_2_SPECSIG" value="CPU/RF/memory_2_2"/><specSig signal="CPURFmemory_2_20_SPECSIG" value="CPU/RF/memory_2_20"/><specSig signal="CPURFmemory_2_21_SPECSIG" value="CPU/RF/memory_2_21"/><specSig signal="CPURFmemory_2_22_SPECSIG" value="CPU/RF/memory_2_22"/><specSig signal="CPURFmemory_2_23_SPECSIG" value="CPU/RF/memory_2_23"/><specSig signal="CPURFmemory_2_24_SPECSIG" value="CPU/RF/memory_2_24"/><specSig signal="CPURFmemory_2_25_SPECSIG" value="CPU/RF/memory_2_25"/><specSig signal="CPURFmemory_2_26_SPECSIG" value="CPU/RF/memory_2_26"/><specSig signal="CPURFmemory_2_27_SPECSIG" value="CPU/RF/memory_2_27"/><specSig signal="CPURFmemory_2_28_SPECSIG" value="CPU/RF/memory_2_28"/><specSig signal="CPURFmemory_2_29_SPECSIG" value="CPU/RF/memory_2_29"/><specSig signal="CPURFmemory_2_3_SPECSIG" value="CPU/RF/memory_2_3"/><specSig signal="CPURFmemory_2_30_SPECSIG" value="CPU/RF/memory_2_30"/><specSig signal="CPURFmemory_2_31_SPECSIG" value="CPU/RF/memory_2_31"/><specSig signal="CPURFmemory_2_4_SPECSIG" value="CPU/RF/memory_2_4"/><specSig signal="CPURFmemory_2_5_SPECSIG" value="CPU/RF/memory_2_5"/><specSig signal="CPURFmemory_2_6_SPECSIG" value="CPU/RF/memory_2_6"/><specSig signal="CPURFmemory_2_7_SPECSIG" value="CPU/RF/memory_2_7"/><specSig signal="CPURFmemory_2_8_SPECSIG" value="CPU/RF/memory_2_8"/><specSig signal="CPURFmemory_2_9_SPECSIG" value="CPU/RF/memory_2_9"/><specSig signal="CPURFmemory_3_0_SPECSIG" value="CPU/RF/memory_3_0"/><specSig signal="CPURFmemory_3_1_SPECSIG" value="CPU/RF/memory_3_1"/><specSig signal="CPURFmemory_3_10_SPECSIG" value="CPU/RF/memory_3_10"/><specSig signal="CPURFmemory_3_11_SPECSIG" value="CPU/RF/memory_3_11"/><specSig signal="CPURFmemory_3_12_SPECSIG" value="CPU/RF/memory_3_12"/><specSig signal="CPURFmemory_3_13_SPECSIG" value="CPU/RF/memory_3_13"/><specSig signal="CPURFmemory_3_14_SPECSIG" value="CPU/RF/memory_3_14"/><specSig signal="CPURFmemory_3_15_SPECSIG" value="CPU/RF/memory_3_15"/><specSig signal="CPURFmemory_3_16_SPECSIG" value="CPU/RF/memory_3_16"/><specSig signal="CPURFmemory_3_17_SPECSIG" value="CPU/RF/memory_3_17"/><specSig signal="CPURFmemory_3_18_SPECSIG" value="CPU/RF/memory_3_18"/><specSig signal="CPURFmemory_3_19_SPECSIG" value="CPU/RF/memory_3_19"/><specSig signal="CPURFmemory_3_2_SPECSIG" value="CPU/RF/memory_3_2"/><specSig signal="CPURFmemory_3_20_SPECSIG" value="CPU/RF/memory_3_20"/><specSig signal="CPURFmemory_3_21_SPECSIG" value="CPU/RF/memory_3_21"/><specSig signal="CPURFmemory_3_22_SPECSIG" value="CPU/RF/memory_3_22"/><specSig signal="CPURFmemory_3_23_SPECSIG" value="CPU/RF/memory_3_23"/><specSig signal="CPURFmemory_3_24_SPECSIG" value="CPU/RF/memory_3_24"/><specSig signal="CPURFmemory_3_25_SPECSIG" value="CPU/RF/memory_3_25"/><specSig signal="CPURFmemory_3_26_SPECSIG" value="CPU/RF/memory_3_26"/><specSig signal="CPURFmemory_3_27_SPECSIG" value="CPU/RF/memory_3_27"/><specSig signal="CPURFmemory_3_28_SPECSIG" value="CPU/RF/memory_3_28"/><specSig signal="CPURFmemory_3_29_SPECSIG" value="CPU/RF/memory_3_29"/><specSig signal="CPURFmemory_3_3_SPECSIG" value="CPU/RF/memory_3_3"/><specSig signal="CPURFmemory_3_30_SPECSIG" value="CPU/RF/memory_3_30"/><specSig signal="CPURFmemory_3_31_SPECSIG" value="CPU/RF/memory_3_31"/><specSig signal="CPURFmemory_3_4_SPECSIG" value="CPU/RF/memory_3_4"/><specSig signal="CPURFmemory_3_5_SPECSIG" value="CPU/RF/memory_3_5"/><specSig signal="CPURFmemory_3_6_SPECSIG" value="CPU/RF/memory_3_6"/><specSig signal="CPURFmemory_3_7_SPECSIG" value="CPU/RF/memory_3_7"/><specSig signal="CPURFmemory_3_8_SPECSIG" value="CPU/RF/memory_3_8"/><specSig signal="CPURFmemory_3_9_SPECSIG" value="CPU/RF/memory_3_9"/><specSig signal="CPUs016_SPECSIG" value="CPU/s0&lt;16&gt;"/><specSig signal="CPUs017_SPECSIG" value="CPU/s0&lt;17&gt;"/><specSig signal="CPUs018_SPECSIG" value="CPU/s0&lt;18&gt;"/><specSig signal="CPUs019_SPECSIG" value="CPU/s0&lt;19&gt;"/><specSig signal="CPUs020_SPECSIG" value="CPU/s0&lt;20&gt;"/><specSig signal="CPUs021_SPECSIG" value="CPU/s0&lt;21&gt;"/><specSig signal="CPUs022_SPECSIG" value="CPU/s0&lt;22&gt;"/><specSig signal="CPUs023_SPECSIG" value="CPU/s0&lt;23&gt;"/><specSig signal="CPUs024_SPECSIG" value="CPU/s0&lt;24&gt;"/><specSig signal="CPUs025_SPECSIG" value="CPU/s0&lt;25&gt;"/><specSig signal="CPUs026_SPECSIG" value="CPU/s0&lt;26&gt;"/><specSig signal="CPUs027_SPECSIG" value="CPU/s0&lt;27&gt;"/><specSig signal="CPUs028_SPECSIG" value="CPU/s0&lt;28&gt;"/><specSig signal="CPUs029_SPECSIG" value="CPU/s0&lt;29&gt;"/><specSig signal="CPUs030_SPECSIG" value="CPU/s0&lt;30&gt;"/><specSig signal="CPUs031_SPECSIG" value="CPU/s0&lt;31&gt;"/><specSig signal="CPUs116_SPECSIG" value="CPU/s1&lt;16&gt;"/><specSig signal="CPUs117_SPECSIG" value="CPU/s1&lt;17&gt;"/><specSig signal="CPUs118_SPECSIG" value="CPU/s1&lt;18&gt;"/><specSig signal="CPUs119_SPECSIG" value="CPU/s1&lt;19&gt;"/><specSig signal="CPUs120_SPECSIG" value="CPU/s1&lt;20&gt;"/><specSig signal="CPUs121_SPECSIG" value="CPU/s1&lt;21&gt;"/><specSig signal="CPUs122_SPECSIG" value="CPU/s1&lt;22&gt;"/><specSig signal="CPUs123_SPECSIG" value="CPU/s1&lt;23&gt;"/><specSig signal="CPUs124_SPECSIG" value="CPU/s1&lt;24&gt;"/><specSig signal="CPUs125_SPECSIG" value="CPU/s1&lt;25&gt;"/><specSig signal="CPUs126_SPECSIG" value="CPU/s1&lt;26&gt;"/><specSig signal="CPUs127_SPECSIG" value="CPU/s1&lt;27&gt;"/><specSig signal="CPUs128_SPECSIG" value="CPU/s1&lt;28&gt;"/><specSig signal="CPUs129_SPECSIG" value="CPU/s1&lt;29&gt;"/><specSig signal="CPUs130_SPECSIG" value="CPU/s1&lt;30&gt;"/><specSig signal="CPUs131_SPECSIG" value="CPU/s1&lt;31&gt;"/><specSig signal="CPUs216_SPECSIG" value="CPU/s2&lt;16&gt;"/><specSig signal="CPUs217_SPECSIG" value="CPU/s2&lt;17&gt;"/><specSig signal="CPUs218_SPECSIG" value="CPU/s2&lt;18&gt;"/><specSig signal="CPUs219_SPECSIG" value="CPU/s2&lt;19&gt;"/><specSig signal="CPUs220_SPECSIG" value="CPU/s2&lt;20&gt;"/><specSig signal="CPUs221_SPECSIG" value="CPU/s2&lt;21&gt;"/><specSig signal="CPUs222_SPECSIG" value="CPU/s2&lt;22&gt;"/><specSig signal="CPUs223_SPECSIG" value="CPU/s2&lt;23&gt;"/><specSig signal="CPUs224_SPECSIG" value="CPU/s2&lt;24&gt;"/><specSig signal="CPUs225_SPECSIG" value="CPU/s2&lt;25&gt;"/><specSig signal="CPUs226_SPECSIG" value="CPU/s2&lt;26&gt;"/><specSig signal="CPUs227_SPECSIG" value="CPU/s2&lt;27&gt;"/><specSig signal="CPUs228_SPECSIG" value="CPU/s2&lt;28&gt;"/><specSig signal="CPUs229_SPECSIG" value="CPU/s2&lt;29&gt;"/><specSig signal="CPUs230_SPECSIG" value="CPU/s2&lt;30&gt;"/><specSig signal="CPUs231_SPECSIG" value="CPU/s2&lt;31&gt;"/><specSig signal="CPUs316_SPECSIG" value="CPU/s3&lt;16&gt;"/><specSig signal="CPUs317_SPECSIG" value="CPU/s3&lt;17&gt;"/><specSig signal="CPUs318_SPECSIG" value="CPU/s3&lt;18&gt;"/><specSig signal="CPUs319_SPECSIG" value="CPU/s3&lt;19&gt;"/><specSig signal="CPUs320_SPECSIG" value="CPU/s3&lt;20&gt;"/><specSig signal="CPUs321_SPECSIG" value="CPU/s3&lt;21&gt;"/><specSig signal="CPUs322_SPECSIG" value="CPU/s3&lt;22&gt;"/><specSig signal="CPUs323_SPECSIG" value="CPU/s3&lt;23&gt;"/><specSig signal="CPUs324_SPECSIG" value="CPU/s3&lt;24&gt;"/><specSig signal="CPUs325_SPECSIG" value="CPU/s3&lt;25&gt;"/><specSig signal="CPUs326_SPECSIG" value="CPU/s3&lt;26&gt;"/><specSig signal="CPUs327_SPECSIG" value="CPU/s3&lt;27&gt;"/><specSig signal="CPUs328_SPECSIG" value="CPU/s3&lt;28&gt;"/><specSig signal="CPUs329_SPECSIG" value="CPU/s3&lt;29&gt;"/><specSig signal="CPUs330_SPECSIG" value="CPU/s3&lt;30&gt;"/><specSig signal="CPUs331_SPECSIG" value="CPU/s3&lt;31&gt;"/><specSig signal="OpTxFX_DC259_SPECSIG" value="$OpTx$FX_DC$259"/><specSig signal="CPUt016_SPECSIG" value="CPU/t0&lt;16&gt;"/><specSig signal="OpTxFX_DC258_SPECSIG" value="$OpTx$FX_DC$258"/><specSig signal="CPUt017_SPECSIG" value="CPU/t0&lt;17&gt;"/><specSig signal="OpTxFX_DC257_SPECSIG" value="$OpTx$FX_DC$257"/><specSig signal="CPUt018_SPECSIG" value="CPU/t0&lt;18&gt;"/><specSig signal="OpTxFX_DC256_SPECSIG" value="$OpTx$FX_DC$256"/><specSig signal="CPUt019_SPECSIG" value="CPU/t0&lt;19&gt;"/><specSig signal="OpTxFX_DC255_SPECSIG" value="$OpTx$FX_DC$255"/><specSig signal="CPUt020_SPECSIG" value="CPU/t0&lt;20&gt;"/><specSig signal="OpTxFX_DC254_SPECSIG" value="$OpTx$FX_DC$254"/><specSig signal="CPUt021_SPECSIG" value="CPU/t0&lt;21&gt;"/><specSig signal="OpTxFX_DC280_SPECSIG" value="$OpTx$FX_DC$280"/><specSig signal="CPUt022_SPECSIG" value="CPU/t0&lt;22&gt;"/><specSig signal="OpTxFX_DC279_SPECSIG" value="$OpTx$FX_DC$279"/><specSig signal="CPUt023_SPECSIG" value="CPU/t0&lt;23&gt;"/><specSig signal="OpTxFX_DC278_SPECSIG" value="$OpTx$FX_DC$278"/><specSig signal="CPUt024_SPECSIG" value="CPU/t0&lt;24&gt;"/><specSig signal="OpTxFX_DC277_SPECSIG" value="$OpTx$FX_DC$277"/><specSig signal="CPUt025_SPECSIG" value="CPU/t0&lt;25&gt;"/><specSig signal="CPUt026_SPECSIG" value="CPU/t0&lt;26&gt;"/><specSig signal="CPUt027_SPECSIG" value="CPU/t0&lt;27&gt;"/><specSig signal="OpTxFX_DC276_SPECSIG" value="$OpTx$FX_DC$276"/><specSig signal="CPUt028_SPECSIG" value="CPU/t0&lt;28&gt;"/><specSig signal="OpTxFX_DC273_SPECSIG" value="$OpTx$FX_DC$273"/><specSig signal="CPUt029_SPECSIG" value="CPU/t0&lt;29&gt;"/><specSig signal="OpTxFX_DC263_SPECSIG" value="$OpTx$FX_DC$263"/><specSig signal="CPUt030_SPECSIG" value="CPU/t0&lt;30&gt;"/><specSig signal="OpTxFX_DC253_SPECSIG" value="$OpTx$FX_DC$253"/><specSig signal="CPUt031_SPECSIG" value="CPU/t0&lt;31&gt;"/><specSig signal="CPUt116_SPECSIG" value="CPU/t1&lt;16&gt;"/><specSig signal="CPUt117_SPECSIG" value="CPU/t1&lt;17&gt;"/><specSig signal="CPUt118_SPECSIG" value="CPU/t1&lt;18&gt;"/><specSig signal="CPUt119_SPECSIG" value="CPU/t1&lt;19&gt;"/><specSig signal="CPUt120_SPECSIG" value="CPU/t1&lt;20&gt;"/><specSig signal="CPUt121_SPECSIG" value="CPU/t1&lt;21&gt;"/><specSig signal="CPUt122_SPECSIG" value="CPU/t1&lt;22&gt;"/><specSig signal="CPUt123_SPECSIG" value="CPU/t1&lt;23&gt;"/><specSig signal="CPUt124_SPECSIG" value="CPU/t1&lt;24&gt;"/><specSig signal="CPUt125_SPECSIG" value="CPU/t1&lt;25&gt;"/><specSig signal="CPUt126_SPECSIG" value="CPU/t1&lt;26&gt;"/><specSig signal="CPUt127_SPECSIG" value="CPU/t1&lt;27&gt;"/><specSig signal="CPUt128_SPECSIG" value="CPU/t1&lt;28&gt;"/><specSig signal="CPUt129_SPECSIG" value="CPU/t1&lt;29&gt;"/><specSig signal="CPUt130_SPECSIG" value="CPU/t1&lt;30&gt;"/><specSig signal="CPUt131_SPECSIG" value="CPU/t1&lt;31&gt;"/><specSig signal="CPUt216_SPECSIG" value="CPU/t2&lt;16&gt;"/><specSig signal="CPUt217_SPECSIG" value="CPU/t2&lt;17&gt;"/><specSig signal="CPUt218_SPECSIG" value="CPU/t2&lt;18&gt;"/><specSig signal="CPUt219_SPECSIG" value="CPU/t2&lt;19&gt;"/><specSig signal="CPUt220_SPECSIG" value="CPU/t2&lt;20&gt;"/><specSig signal="CPUt221_SPECSIG" value="CPU/t2&lt;21&gt;"/><specSig signal="CPUt222_SPECSIG" value="CPU/t2&lt;22&gt;"/><specSig signal="CPUt223_SPECSIG" value="CPU/t2&lt;23&gt;"/><specSig signal="CPUt224_SPECSIG" value="CPU/t2&lt;24&gt;"/><specSig signal="CPUt225_SPECSIG" value="CPU/t2&lt;25&gt;"/><specSig signal="CPUt226_SPECSIG" value="CPU/t2&lt;26&gt;"/><specSig signal="CPUt227_SPECSIG" value="CPU/t2&lt;27&gt;"/><specSig signal="CPUt228_SPECSIG" value="CPU/t2&lt;28&gt;"/><specSig signal="CPUt229_SPECSIG" value="CPU/t2&lt;29&gt;"/><specSig signal="CPUt230_SPECSIG" value="CPU/t2&lt;30&gt;"/><specSig signal="CPUt231_SPECSIG" value="CPU/t2&lt;31&gt;"/><specSig signal="CPUt316_SPECSIG" value="CPU/t3&lt;16&gt;"/><specSig signal="CPUt317_SPECSIG" value="CPU/t3&lt;17&gt;"/><specSig signal="CPUt318_SPECSIG" value="CPU/t3&lt;18&gt;"/><specSig signal="CPUt319_SPECSIG" value="CPU/t3&lt;19&gt;"/><specSig signal="CPUt320_SPECSIG" value="CPU/t3&lt;20&gt;"/><specSig signal="CPUt321_SPECSIG" value="CPU/t3&lt;21&gt;"/><specSig signal="CPUt322_SPECSIG" value="CPU/t3&lt;22&gt;"/><specSig signal="CPUt323_SPECSIG" value="CPU/t3&lt;23&gt;"/><specSig signal="CPUt324_SPECSIG" value="CPU/t3&lt;24&gt;"/><specSig signal="CPUt325_SPECSIG" value="CPU/t3&lt;25&gt;"/><specSig signal="CPUt326_SPECSIG" value="CPU/t3&lt;26&gt;"/><specSig signal="CPUt327_SPECSIG" value="CPU/t3&lt;27&gt;"/><specSig signal="CPUt328_SPECSIG" value="CPU/t3&lt;28&gt;"/><specSig signal="CPUt329_SPECSIG" value="CPU/t3&lt;29&gt;"/><specSig signal="CPUt330_SPECSIG" value="CPU/t3&lt;30&gt;"/><specSig signal="CPUt331_SPECSIG" value="CPU/t3&lt;31&gt;"/><specSig signal="s40_SPECSIG" value="s4&lt;0&gt;"/><specSig signal="s410_SPECSIG" value="s4&lt;10&gt;"/><specSig signal="s411_SPECSIG" value="s4&lt;11&gt;"/><specSig signal="s412_SPECSIG" value="s4&lt;12&gt;"/><specSig signal="s413_SPECSIG" value="s4&lt;13&gt;"/><specSig signal="s414_SPECSIG" value="s4&lt;14&gt;"/><specSig signal="s415_SPECSIG" value="s4&lt;15&gt;"/><specSig signal="s41_SPECSIG" value="s4&lt;1&gt;"/><specSig signal="s42_SPECSIG" value="s4&lt;2&gt;"/><specSig signal="s43_SPECSIG" value="s4&lt;3&gt;"/><specSig signal="s44_SPECSIG" value="s4&lt;4&gt;"/><specSig signal="s45_SPECSIG" value="s4&lt;5&gt;"/><specSig signal="s46_SPECSIG" value="s4&lt;6&gt;"/><specSig signal="s47_SPECSIG" value="s4&lt;7&gt;"/><specSig signal="s48_SPECSIG" value="s4&lt;8&gt;"/><specSig signal="s49_SPECSIG" value="s4&lt;9&gt;"/><specSig signal="s50_SPECSIG" value="s5&lt;0&gt;"/><specSig signal="s510_SPECSIG" value="s5&lt;10&gt;"/><specSig signal="s511_SPECSIG" value="s5&lt;11&gt;"/><specSig signal="s512_SPECSIG" value="s5&lt;12&gt;"/><specSig signal="s513_SPECSIG" value="s5&lt;13&gt;"/><specSig signal="s514_SPECSIG" value="s5&lt;14&gt;"/><specSig signal="s515_SPECSIG" value="s5&lt;15&gt;"/><specSig signal="s51_SPECSIG" value="s5&lt;1&gt;"/><specSig signal="s52_SPECSIG" value="s5&lt;2&gt;"/><specSig signal="s53_SPECSIG" value="s5&lt;3&gt;"/><specSig signal="s54_SPECSIG" value="s5&lt;4&gt;"/><specSig signal="s55_SPECSIG" value="s5&lt;5&gt;"/><specSig signal="s56_SPECSIG" value="s5&lt;6&gt;"/><specSig signal="s57_SPECSIG" value="s5&lt;7&gt;"/><specSig signal="s58_SPECSIG" value="s5&lt;8&gt;"/><specSig signal="s59_SPECSIG" value="s5&lt;9&gt;"/><specSig signal="s60_SPECSIG" value="s6&lt;0&gt;"/><specSig signal="s610_SPECSIG" value="s6&lt;10&gt;"/><specSig signal="s611_SPECSIG" value="s6&lt;11&gt;"/><specSig signal="s612_SPECSIG" value="s6&lt;12&gt;"/><specSig signal="s613_SPECSIG" value="s6&lt;13&gt;"/><specSig signal="s614_SPECSIG" value="s6&lt;14&gt;"/><specSig signal="s615_SPECSIG" value="s6&lt;15&gt;"/><specSig signal="s61_SPECSIG" value="s6&lt;1&gt;"/><specSig signal="s62_SPECSIG" value="s6&lt;2&gt;"/><specSig signal="s63_SPECSIG" value="s6&lt;3&gt;"/><specSig signal="s64_SPECSIG" value="s6&lt;4&gt;"/><specSig signal="s65_SPECSIG" value="s6&lt;5&gt;"/><specSig signal="s66_SPECSIG" value="s6&lt;6&gt;"/><specSig signal="s67_SPECSIG" value="s6&lt;7&gt;"/><specSig signal="s68_SPECSIG" value="s6&lt;8&gt;"/><specSig signal="s69_SPECSIG" value="s6&lt;9&gt;"/><specSig signal="s70_SPECSIG" value="s7&lt;0&gt;"/><specSig signal="s710_SPECSIG" value="s7&lt;10&gt;"/><specSig signal="s711_SPECSIG" value="s7&lt;11&gt;"/><specSig signal="s712_SPECSIG" value="s7&lt;12&gt;"/><specSig signal="s713_SPECSIG" value="s7&lt;13&gt;"/><specSig signal="s714_SPECSIG" value="s7&lt;14&gt;"/><specSig signal="s715_SPECSIG" value="s7&lt;15&gt;"/><specSig signal="s71_SPECSIG" value="s7&lt;1&gt;"/><specSig signal="s72_SPECSIG" value="s7&lt;2&gt;"/><specSig signal="s73_SPECSIG" value="s7&lt;3&gt;"/><specSig signal="s74_SPECSIG" value="s7&lt;4&gt;"/><specSig signal="s75_SPECSIG" value="s7&lt;5&gt;"/><specSig signal="s76_SPECSIG" value="s7&lt;6&gt;"/><specSig signal="s77_SPECSIG" value="s7&lt;7&gt;"/><specSig signal="s78_SPECSIG" value="s7&lt;8&gt;"/><specSig signal="s79_SPECSIG" value="s7&lt;9&gt;"/><specSig signal="t40_SPECSIG" value="t4&lt;0&gt;"/><specSig signal="t410_SPECSIG" value="t4&lt;10&gt;"/><specSig signal="t411_SPECSIG" value="t4&lt;11&gt;"/><specSig signal="t412_SPECSIG" value="t4&lt;12&gt;"/><specSig signal="t413_SPECSIG" value="t4&lt;13&gt;"/><specSig signal="t414_SPECSIG" value="t4&lt;14&gt;"/><specSig signal="t415_SPECSIG" value="t4&lt;15&gt;"/><specSig signal="t41_SPECSIG" value="t4&lt;1&gt;"/><specSig signal="t42_SPECSIG" value="t4&lt;2&gt;"/><specSig signal="t43_SPECSIG" value="t4&lt;3&gt;"/><specSig signal="t44_SPECSIG" value="t4&lt;4&gt;"/><specSig signal="t45_SPECSIG" value="t4&lt;5&gt;"/><specSig signal="t46_SPECSIG" value="t4&lt;6&gt;"/><specSig signal="t47_SPECSIG" value="t4&lt;7&gt;"/><specSig signal="t48_SPECSIG" value="t4&lt;8&gt;"/><specSig signal="t49_SPECSIG" value="t4&lt;9&gt;"/><specSig signal="t50_SPECSIG" value="t5&lt;0&gt;"/><specSig signal="t510_SPECSIG" value="t5&lt;10&gt;"/><specSig signal="t511_SPECSIG" value="t5&lt;11&gt;"/><specSig signal="t512_SPECSIG" value="t5&lt;12&gt;"/><specSig signal="t513_SPECSIG" value="t5&lt;13&gt;"/><specSig signal="t514_SPECSIG" value="t5&lt;14&gt;"/><specSig signal="t515_SPECSIG" value="t5&lt;15&gt;"/><specSig signal="t51_SPECSIG" value="t5&lt;1&gt;"/><specSig signal="t52_SPECSIG" value="t5&lt;2&gt;"/><specSig signal="t53_SPECSIG" value="t5&lt;3&gt;"/><specSig signal="t54_SPECSIG" value="t5&lt;4&gt;"/><specSig signal="t55_SPECSIG" value="t5&lt;5&gt;"/><specSig signal="t56_SPECSIG" value="t5&lt;6&gt;"/><specSig signal="t57_SPECSIG" value="t5&lt;7&gt;"/><specSig signal="t58_SPECSIG" value="t5&lt;8&gt;"/><specSig signal="t59_SPECSIG" value="t5&lt;9&gt;"/><specSig signal="t60_SPECSIG" value="t6&lt;0&gt;"/><specSig signal="t610_SPECSIG" value="t6&lt;10&gt;"/><specSig signal="t611_SPECSIG" value="t6&lt;11&gt;"/><specSig signal="t612_SPECSIG" value="t6&lt;12&gt;"/><specSig signal="t613_SPECSIG" value="t6&lt;13&gt;"/><specSig signal="t614_SPECSIG" value="t6&lt;14&gt;"/><specSig signal="t615_SPECSIG" value="t6&lt;15&gt;"/><specSig signal="t61_SPECSIG" value="t6&lt;1&gt;"/><specSig signal="t62_SPECSIG" value="t6&lt;2&gt;"/><specSig signal="t63_SPECSIG" value="t6&lt;3&gt;"/><specSig signal="t64_SPECSIG" value="t6&lt;4&gt;"/><specSig signal="t65_SPECSIG" value="t6&lt;5&gt;"/><specSig signal="t66_SPECSIG" value="t6&lt;6&gt;"/><specSig signal="t67_SPECSIG" value="t6&lt;7&gt;"/><specSig signal="t68_SPECSIG" value="t6&lt;8&gt;"/><specSig signal="t69_SPECSIG" value="t6&lt;9&gt;"/><specSig signal="t70_SPECSIG" value="t7&lt;0&gt;"/><specSig signal="t710_SPECSIG" value="t7&lt;10&gt;"/><specSig signal="t711_SPECSIG" value="t7&lt;11&gt;"/><specSig signal="t712_SPECSIG" value="t7&lt;12&gt;"/><specSig signal="t713_SPECSIG" value="t7&lt;13&gt;"/><specSig signal="t714_SPECSIG" value="t7&lt;14&gt;"/><specSig signal="t715_SPECSIG" value="t7&lt;15&gt;"/><specSig signal="t71_SPECSIG" value="t7&lt;1&gt;"/><specSig signal="t72_SPECSIG" value="t7&lt;2&gt;"/><specSig signal="t73_SPECSIG" value="t7&lt;3&gt;"/><specSig signal="t74_SPECSIG" value="t7&lt;4&gt;"/><specSig signal="t75_SPECSIG" value="t7&lt;5&gt;"/><specSig signal="t76_SPECSIG" value="t7&lt;6&gt;"/><specSig signal="t77_SPECSIG" value="t7&lt;7&gt;"/><specSig signal="t78_SPECSIG" value="t7&lt;8&gt;"/><specSig signal="t79_SPECSIG" value="t7&lt;9&gt;"/><specSig signal="BUF_CPUID_EX_r10_SPECSIG" value="BUF_CPU/ID_EX_r1&lt;0&gt;"/><specSig signal="BUF_CPUID_EX_r110_SPECSIG" value="BUF_CPU/ID_EX_r1&lt;10&gt;"/><specSig signal="OpTxBIN_OR3419_SPECSIG" value="$OpTx$BIN_OR$3419"/><specSig signal="CPURFmemory_29_11_SPECSIG" value="CPU/RF/memory_29_11"/><specSig signal="CPURFmemory_28_11_SPECSIG" value="CPU/RF/memory_28_11"/><specSig signal="CPURFmemory_31_11_SPECSIG" value="CPU/RF/memory_31_11"/><specSig signal="CPURFmemory_30_11_SPECSIG" value="CPU/RF/memory_30_11"/><specSig signal="OpTxBIN_OR3421_SPECSIG" value="$OpTx$BIN_OR$3421"/><specSig signal="CPURFmemory_29_12_SPECSIG" value="CPU/RF/memory_29_12"/><specSig signal="CPURFmemory_28_12_SPECSIG" value="CPU/RF/memory_28_12"/><specSig signal="CPURFmemory_31_12_SPECSIG" value="CPU/RF/memory_31_12"/><specSig signal="CPURFmemory_30_12_SPECSIG" value="CPU/RF/memory_30_12"/><specSig signal="OpTxBIN_OR3423_SPECSIG" value="$OpTx$BIN_OR$3423"/><specSig signal="CPURFmemory_29_13_SPECSIG" value="CPU/RF/memory_29_13"/><specSig signal="CPURFmemory_28_13_SPECSIG" value="CPU/RF/memory_28_13"/><specSig signal="CPURFmemory_31_13_SPECSIG" value="CPU/RF/memory_31_13"/><specSig signal="CPURFmemory_30_13_SPECSIG" value="CPU/RF/memory_30_13"/><specSig signal="OpTxBIN_OR3425_SPECSIG" value="$OpTx$BIN_OR$3425"/><specSig signal="CPURFmemory_29_14_SPECSIG" value="CPU/RF/memory_29_14"/><specSig signal="CPURFmemory_28_14_SPECSIG" value="CPU/RF/memory_28_14"/><specSig signal="CPURFmemory_31_14_SPECSIG" value="CPU/RF/memory_31_14"/><specSig signal="CPURFmemory_30_14_SPECSIG" value="CPU/RF/memory_30_14"/><specSig signal="OpTxBIN_OR3427_SPECSIG" value="$OpTx$BIN_OR$3427"/><specSig signal="CPURFmemory_29_15_SPECSIG" value="CPU/RF/memory_29_15"/><specSig signal="CPURFmemory_28_15_SPECSIG" value="CPU/RF/memory_28_15"/><specSig signal="CPURFmemory_31_15_SPECSIG" value="CPU/RF/memory_31_15"/><specSig signal="CPURFmemory_30_15_SPECSIG" value="CPU/RF/memory_30_15"/><specSig signal="OpTxBIN_OR3429_SPECSIG" value="$OpTx$BIN_OR$3429"/><specSig signal="CPURFmemory_29_16_SPECSIG" value="CPU/RF/memory_29_16"/><specSig signal="CPUs516_SPECSIG" value="CPU/s5&lt;16&gt;"/><specSig signal="CPURFmemory_28_16_SPECSIG" value="CPU/RF/memory_28_16"/><specSig signal="CPUs416_SPECSIG" value="CPU/s4&lt;16&gt;"/><specSig signal="CPUt716_SPECSIG" value="CPU/t7&lt;16&gt;"/><specSig signal="CPUt616_SPECSIG" value="CPU/t6&lt;16&gt;"/><specSig signal="CPURFmemory_31_16_SPECSIG" value="CPU/RF/memory_31_16"/><specSig signal="CPUs716_SPECSIG" value="CPU/s7&lt;16&gt;"/><specSig signal="CPURFmemory_30_16_SPECSIG" value="CPU/RF/memory_30_16"/><specSig signal="CPUs616_SPECSIG" value="CPU/s6&lt;16&gt;"/><specSig signal="CPUt416_SPECSIG" value="CPU/t4&lt;16&gt;"/><specSig signal="OpTxBIN_OR3431_SPECSIG" value="$OpTx$BIN_OR$3431"/><specSig signal="CPURFmemory_29_17_SPECSIG" value="CPU/RF/memory_29_17"/><specSig signal="CPUs517_SPECSIG" value="CPU/s5&lt;17&gt;"/><specSig signal="CPURFmemory_28_17_SPECSIG" value="CPU/RF/memory_28_17"/><specSig signal="CPUs417_SPECSIG" value="CPU/s4&lt;17&gt;"/><specSig signal="CPUt717_SPECSIG" value="CPU/t7&lt;17&gt;"/><specSig signal="CPUt617_SPECSIG" value="CPU/t6&lt;17&gt;"/><specSig signal="CPURFmemory_31_17_SPECSIG" value="CPU/RF/memory_31_17"/><specSig signal="CPUs717_SPECSIG" value="CPU/s7&lt;17&gt;"/><specSig signal="CPURFmemory_30_17_SPECSIG" value="CPU/RF/memory_30_17"/><specSig signal="CPUs617_SPECSIG" value="CPU/s6&lt;17&gt;"/><specSig signal="CPUt417_SPECSIG" value="CPU/t4&lt;17&gt;"/><specSig signal="OpTxBIN_OR3433_SPECSIG" value="$OpTx$BIN_OR$3433"/><specSig signal="CPURFmemory_29_18_SPECSIG" value="CPU/RF/memory_29_18"/><specSig signal="CPUs518_SPECSIG" value="CPU/s5&lt;18&gt;"/><specSig signal="CPURFmemory_28_18_SPECSIG" value="CPU/RF/memory_28_18"/><specSig signal="CPUs418_SPECSIG" value="CPU/s4&lt;18&gt;"/><specSig signal="CPUt718_SPECSIG" value="CPU/t7&lt;18&gt;"/><specSig signal="CPUt618_SPECSIG" value="CPU/t6&lt;18&gt;"/><specSig signal="CPURFmemory_31_18_SPECSIG" value="CPU/RF/memory_31_18"/><specSig signal="CPUs718_SPECSIG" value="CPU/s7&lt;18&gt;"/><specSig signal="CPURFmemory_30_18_SPECSIG" value="CPU/RF/memory_30_18"/><specSig signal="CPUs618_SPECSIG" value="CPU/s6&lt;18&gt;"/><specSig signal="CPUt418_SPECSIG" value="CPU/t4&lt;18&gt;"/><specSig signal="OpTxBIN_OR3435_SPECSIG" value="$OpTx$BIN_OR$3435"/><specSig signal="CPURFmemory_29_19_SPECSIG" value="CPU/RF/memory_29_19"/><specSig signal="CPUs519_SPECSIG" value="CPU/s5&lt;19&gt;"/><specSig signal="CPURFmemory_28_19_SPECSIG" value="CPU/RF/memory_28_19"/><specSig signal="CPUs419_SPECSIG" value="CPU/s4&lt;19&gt;"/><specSig signal="CPUt719_SPECSIG" value="CPU/t7&lt;19&gt;"/><specSig signal="CPUt619_SPECSIG" value="CPU/t6&lt;19&gt;"/><specSig signal="CPURFmemory_31_19_SPECSIG" value="CPU/RF/memory_31_19"/><specSig signal="CPUs719_SPECSIG" value="CPU/s7&lt;19&gt;"/><specSig signal="CPURFmemory_30_19_SPECSIG" value="CPU/RF/memory_30_19"/><specSig signal="CPUs619_SPECSIG" value="CPU/s6&lt;19&gt;"/><specSig signal="CPUt419_SPECSIG" value="CPU/t4&lt;19&gt;"/><specSig signal="OpTxBIN_OR3437_SPECSIG" value="$OpTx$BIN_OR$3437"/><specSig signal="CPURFmemory_29_1_SPECSIG" value="CPU/RF/memory_29_1"/><specSig signal="CPURFmemory_28_1_SPECSIG" value="CPU/RF/memory_28_1"/><specSig signal="CPURFmemory_31_1_SPECSIG" value="CPU/RF/memory_31_1"/><specSig signal="CPURFmemory_30_1_SPECSIG" value="CPU/RF/memory_30_1"/><specSig signal="OpTxBIN_OR3439_SPECSIG" value="$OpTx$BIN_OR$3439"/><specSig signal="CPURFmemory_29_20_SPECSIG" value="CPU/RF/memory_29_20"/><specSig signal="CPUs520_SPECSIG" value="CPU/s5&lt;20&gt;"/><specSig signal="CPURFmemory_28_20_SPECSIG" value="CPU/RF/memory_28_20"/><specSig signal="CPUs420_SPECSIG" value="CPU/s4&lt;20&gt;"/><specSig signal="CPUt720_SPECSIG" value="CPU/t7&lt;20&gt;"/><specSig signal="CPUt620_SPECSIG" value="CPU/t6&lt;20&gt;"/><specSig signal="CPURFmemory_31_20_SPECSIG" value="CPU/RF/memory_31_20"/><specSig signal="CPUs720_SPECSIG" value="CPU/s7&lt;20&gt;"/><specSig signal="CPURFmemory_30_20_SPECSIG" value="CPU/RF/memory_30_20"/><specSig signal="CPUs620_SPECSIG" value="CPU/s6&lt;20&gt;"/><specSig signal="CPUt420_SPECSIG" value="CPU/t4&lt;20&gt;"/><specSig signal="OpTxBIN_OR3441_SPECSIG" value="$OpTx$BIN_OR$3441"/><specSig signal="CPURFmemory_29_21_SPECSIG" value="CPU/RF/memory_29_21"/><specSig signal="CPUs521_SPECSIG" value="CPU/s5&lt;21&gt;"/><specSig signal="CPURFmemory_28_21_SPECSIG" value="CPU/RF/memory_28_21"/><specSig signal="CPUs421_SPECSIG" value="CPU/s4&lt;21&gt;"/><specSig signal="CPUt721_SPECSIG" value="CPU/t7&lt;21&gt;"/><specSig signal="CPUt621_SPECSIG" value="CPU/t6&lt;21&gt;"/><specSig signal="CPURFmemory_31_21_SPECSIG" value="CPU/RF/memory_31_21"/><specSig signal="CPUs721_SPECSIG" value="CPU/s7&lt;21&gt;"/><specSig signal="CPURFmemory_30_21_SPECSIG" value="CPU/RF/memory_30_21"/><specSig signal="CPUs621_SPECSIG" value="CPU/s6&lt;21&gt;"/><specSig signal="CPUt421_SPECSIG" value="CPU/t4&lt;21&gt;"/><specSig signal="OpTxBIN_OR3443_SPECSIG" value="$OpTx$BIN_OR$3443"/><specSig signal="CPURFmemory_29_22_SPECSIG" value="CPU/RF/memory_29_22"/><specSig signal="CPUs522_SPECSIG" value="CPU/s5&lt;22&gt;"/><specSig signal="CPURFmemory_28_22_SPECSIG" value="CPU/RF/memory_28_22"/><specSig signal="CPUs422_SPECSIG" value="CPU/s4&lt;22&gt;"/><specSig signal="CPUt722_SPECSIG" value="CPU/t7&lt;22&gt;"/><specSig signal="CPUt622_SPECSIG" value="CPU/t6&lt;22&gt;"/><specSig signal="CPURFmemory_31_22_SPECSIG" value="CPU/RF/memory_31_22"/><specSig signal="CPUs722_SPECSIG" value="CPU/s7&lt;22&gt;"/><specSig signal="CPURFmemory_30_22_SPECSIG" value="CPU/RF/memory_30_22"/><specSig signal="CPUs622_SPECSIG" value="CPU/s6&lt;22&gt;"/><specSig signal="CPUt422_SPECSIG" value="CPU/t4&lt;22&gt;"/><specSig signal="OpTxBIN_OR3445_SPECSIG" value="$OpTx$BIN_OR$3445"/><specSig signal="CPURFmemory_29_23_SPECSIG" value="CPU/RF/memory_29_23"/><specSig signal="CPUs523_SPECSIG" value="CPU/s5&lt;23&gt;"/><specSig signal="CPURFmemory_28_23_SPECSIG" value="CPU/RF/memory_28_23"/><specSig signal="CPUs423_SPECSIG" value="CPU/s4&lt;23&gt;"/><specSig signal="CPUt723_SPECSIG" value="CPU/t7&lt;23&gt;"/><specSig signal="CPUt623_SPECSIG" value="CPU/t6&lt;23&gt;"/><specSig signal="CPURFmemory_31_23_SPECSIG" value="CPU/RF/memory_31_23"/><specSig signal="CPUs723_SPECSIG" value="CPU/s7&lt;23&gt;"/><specSig signal="CPURFmemory_30_23_SPECSIG" value="CPU/RF/memory_30_23"/><specSig signal="CPUs623_SPECSIG" value="CPU/s6&lt;23&gt;"/><specSig signal="CPUt423_SPECSIG" value="CPU/t4&lt;23&gt;"/><specSig signal="OpTxBIN_OR3447_SPECSIG" value="$OpTx$BIN_OR$3447"/><specSig signal="CPURFmemory_29_24_SPECSIG" value="CPU/RF/memory_29_24"/><specSig signal="CPUs524_SPECSIG" value="CPU/s5&lt;24&gt;"/><specSig signal="CPURFmemory_28_24_SPECSIG" value="CPU/RF/memory_28_24"/><specSig signal="CPUs424_SPECSIG" value="CPU/s4&lt;24&gt;"/><specSig signal="CPUt724_SPECSIG" value="CPU/t7&lt;24&gt;"/><specSig signal="CPUt624_SPECSIG" value="CPU/t6&lt;24&gt;"/><specSig signal="CPURFmemory_31_24_SPECSIG" value="CPU/RF/memory_31_24"/><specSig signal="CPUs724_SPECSIG" value="CPU/s7&lt;24&gt;"/><specSig signal="CPURFmemory_30_24_SPECSIG" value="CPU/RF/memory_30_24"/><specSig signal="CPUs624_SPECSIG" value="CPU/s6&lt;24&gt;"/><specSig signal="CPUt424_SPECSIG" value="CPU/t4&lt;24&gt;"/><specSig signal="OpTxBIN_OR3449_SPECSIG" value="$OpTx$BIN_OR$3449"/><specSig signal="CPURFmemory_29_25_SPECSIG" value="CPU/RF/memory_29_25"/><specSig signal="CPUs525_SPECSIG" value="CPU/s5&lt;25&gt;"/><specSig signal="CPURFmemory_28_25_SPECSIG" value="CPU/RF/memory_28_25"/><specSig signal="CPUs425_SPECSIG" value="CPU/s4&lt;25&gt;"/><specSig signal="CPUt725_SPECSIG" value="CPU/t7&lt;25&gt;"/><specSig signal="CPUt625_SPECSIG" value="CPU/t6&lt;25&gt;"/><specSig signal="CPURFmemory_31_25_SPECSIG" value="CPU/RF/memory_31_25"/><specSig signal="CPUs725_SPECSIG" value="CPU/s7&lt;25&gt;"/><specSig signal="CPURFmemory_30_25_SPECSIG" value="CPU/RF/memory_30_25"/><specSig signal="CPUs625_SPECSIG" value="CPU/s6&lt;25&gt;"/><specSig signal="CPUt425_SPECSIG" value="CPU/t4&lt;25&gt;"/><specSig signal="OpTxBIN_OR3451_SPECSIG" value="$OpTx$BIN_OR$3451"/><specSig signal="CPURFmemory_29_26_SPECSIG" value="CPU/RF/memory_29_26"/><specSig signal="CPUs526_SPECSIG" value="CPU/s5&lt;26&gt;"/><specSig signal="CPURFmemory_28_26_SPECSIG" value="CPU/RF/memory_28_26"/><specSig signal="CPUs426_SPECSIG" value="CPU/s4&lt;26&gt;"/><specSig signal="CPUt726_SPECSIG" value="CPU/t7&lt;26&gt;"/><specSig signal="CPUt626_SPECSIG" value="CPU/t6&lt;26&gt;"/><specSig signal="CPURFmemory_31_26_SPECSIG" value="CPU/RF/memory_31_26"/><specSig signal="CPUs726_SPECSIG" value="CPU/s7&lt;26&gt;"/><specSig signal="CPURFmemory_30_26_SPECSIG" value="CPU/RF/memory_30_26"/><specSig signal="CPUs626_SPECSIG" value="CPU/s6&lt;26&gt;"/><specSig signal="CPUt426_SPECSIG" value="CPU/t4&lt;26&gt;"/><specSig signal="OpTxBIN_OR3453_SPECSIG" value="$OpTx$BIN_OR$3453"/><specSig signal="CPURFmemory_29_27_SPECSIG" value="CPU/RF/memory_29_27"/><specSig signal="CPUs527_SPECSIG" value="CPU/s5&lt;27&gt;"/><specSig signal="CPURFmemory_28_27_SPECSIG" value="CPU/RF/memory_28_27"/><specSig signal="CPUs427_SPECSIG" value="CPU/s4&lt;27&gt;"/><specSig signal="CPUt727_SPECSIG" value="CPU/t7&lt;27&gt;"/><specSig signal="CPUt627_SPECSIG" value="CPU/t6&lt;27&gt;"/><specSig signal="CPURFmemory_31_27_SPECSIG" value="CPU/RF/memory_31_27"/><specSig signal="CPUs727_SPECSIG" value="CPU/s7&lt;27&gt;"/><specSig signal="CPURFmemory_30_27_SPECSIG" value="CPU/RF/memory_30_27"/><specSig signal="CPUs627_SPECSIG" value="CPU/s6&lt;27&gt;"/><specSig signal="CPUt427_SPECSIG" value="CPU/t4&lt;27&gt;"/><specSig signal="OpTxBIN_OR3455_SPECSIG" value="$OpTx$BIN_OR$3455"/><specSig signal="CPURFmemory_29_28_SPECSIG" value="CPU/RF/memory_29_28"/><specSig signal="CPUs528_SPECSIG" value="CPU/s5&lt;28&gt;"/><specSig signal="CPURFmemory_28_28_SPECSIG" value="CPU/RF/memory_28_28"/><specSig signal="CPUs428_SPECSIG" value="CPU/s4&lt;28&gt;"/><specSig signal="CPUt728_SPECSIG" value="CPU/t7&lt;28&gt;"/><specSig signal="CPUt628_SPECSIG" value="CPU/t6&lt;28&gt;"/><specSig signal="CPURFmemory_31_28_SPECSIG" value="CPU/RF/memory_31_28"/><specSig signal="CPUs728_SPECSIG" value="CPU/s7&lt;28&gt;"/><specSig signal="CPURFmemory_30_28_SPECSIG" value="CPU/RF/memory_30_28"/><specSig signal="CPUs628_SPECSIG" value="CPU/s6&lt;28&gt;"/><specSig signal="CPUt428_SPECSIG" value="CPU/t4&lt;28&gt;"/><specSig signal="OpTxBIN_OR3457_SPECSIG" value="$OpTx$BIN_OR$3457"/><specSig signal="CPURFmemory_29_29_SPECSIG" value="CPU/RF/memory_29_29"/><specSig signal="CPUs529_SPECSIG" value="CPU/s5&lt;29&gt;"/><specSig signal="CPURFmemory_28_29_SPECSIG" value="CPU/RF/memory_28_29"/><specSig signal="CPUs429_SPECSIG" value="CPU/s4&lt;29&gt;"/><specSig signal="CPUt729_SPECSIG" value="CPU/t7&lt;29&gt;"/><specSig signal="CPUt629_SPECSIG" value="CPU/t6&lt;29&gt;"/><specSig signal="CPURFmemory_31_29_SPECSIG" value="CPU/RF/memory_31_29"/><specSig signal="CPUs729_SPECSIG" value="CPU/s7&lt;29&gt;"/><specSig signal="CPURFmemory_30_29_SPECSIG" value="CPU/RF/memory_30_29"/><specSig signal="CPUs629_SPECSIG" value="CPU/s6&lt;29&gt;"/><specSig signal="CPUt429_SPECSIG" value="CPU/t4&lt;29&gt;"/><specSig signal="BUF_CPUID_EX_r12_SPECSIG" value="BUF_CPU/ID_EX_r1&lt;2&gt;"/><specSig signal="OpTxBIN_OR3461_SPECSIG" value="$OpTx$BIN_OR$3461"/><specSig signal="CPURFmemory_29_30_SPECSIG" value="CPU/RF/memory_29_30"/><specSig signal="CPUs530_SPECSIG" value="CPU/s5&lt;30&gt;"/><specSig signal="CPURFmemory_28_30_SPECSIG" value="CPU/RF/memory_28_30"/><specSig signal="CPUs430_SPECSIG" value="CPU/s4&lt;30&gt;"/><specSig signal="CPUt730_SPECSIG" value="CPU/t7&lt;30&gt;"/><specSig signal="CPUt630_SPECSIG" value="CPU/t6&lt;30&gt;"/><specSig signal="CPURFmemory_31_30_SPECSIG" value="CPU/RF/memory_31_30"/><specSig signal="CPUs730_SPECSIG" value="CPU/s7&lt;30&gt;"/><specSig signal="CPURFmemory_30_30_SPECSIG" value="CPU/RF/memory_30_30"/><specSig signal="CPUs630_SPECSIG" value="CPU/s6&lt;30&gt;"/><specSig signal="CPUt430_SPECSIG" value="CPU/t4&lt;30&gt;"/><specSig signal="OpTxBIN_OR3463_SPECSIG" value="$OpTx$BIN_OR$3463"/><specSig signal="CPURFmemory_29_31_SPECSIG" value="CPU/RF/memory_29_31"/><specSig signal="CPUs531_SPECSIG" value="CPU/s5&lt;31&gt;"/><specSig signal="CPURFmemory_28_31_SPECSIG" value="CPU/RF/memory_28_31"/><specSig signal="CPUs431_SPECSIG" value="CPU/s4&lt;31&gt;"/><specSig signal="CPUt731_SPECSIG" value="CPU/t7&lt;31&gt;"/><specSig signal="CPUt631_SPECSIG" value="CPU/t6&lt;31&gt;"/><specSig signal="CPURFmemory_31_31_SPECSIG" value="CPU/RF/memory_31_31"/><specSig signal="CPUs731_SPECSIG" value="CPU/s7&lt;31&gt;"/><specSig signal="CPURFmemory_30_31_SPECSIG" value="CPU/RF/memory_30_31"/><specSig signal="CPUs631_SPECSIG" value="CPU/s6&lt;31&gt;"/><specSig signal="CPUt431_SPECSIG" value="CPU/t4&lt;31&gt;"/><specSig signal="OpTxBIN_OR3465_SPECSIG" value="$OpTx$BIN_OR$3465"/><specSig signal="CPURFmemory_29_3_SPECSIG" value="CPU/RF/memory_29_3"/><specSig signal="CPURFmemory_28_3_SPECSIG" value="CPU/RF/memory_28_3"/><specSig signal="CPURFmemory_31_3_SPECSIG" value="CPU/RF/memory_31_3"/><specSig signal="CPURFmemory_30_3_SPECSIG" value="CPU/RF/memory_30_3"/><specSig signal="OpTxBIN_OR3467_SPECSIG" value="$OpTx$BIN_OR$3467"/><specSig signal="CPURFmemory_29_4_SPECSIG" value="CPU/RF/memory_29_4"/><specSig signal="CPURFmemory_28_4_SPECSIG" value="CPU/RF/memory_28_4"/><specSig signal="CPURFmemory_31_4_SPECSIG" value="CPU/RF/memory_31_4"/><specSig signal="CPURFmemory_30_4_SPECSIG" value="CPU/RF/memory_30_4"/><specSig signal="OpTxBIN_OR3469_SPECSIG" value="$OpTx$BIN_OR$3469"/><specSig signal="CPURFmemory_29_5_SPECSIG" value="CPU/RF/memory_29_5"/><specSig signal="CPURFmemory_28_5_SPECSIG" value="CPU/RF/memory_28_5"/><specSig signal="CPURFmemory_31_5_SPECSIG" value="CPU/RF/memory_31_5"/><specSig signal="CPURFmemory_30_5_SPECSIG" value="CPU/RF/memory_30_5"/><specSig signal="OpTxBIN_OR3471_SPECSIG" value="$OpTx$BIN_OR$3471"/><specSig signal="CPURFmemory_29_6_SPECSIG" value="CPU/RF/memory_29_6"/><specSig signal="CPURFmemory_28_6_SPECSIG" value="CPU/RF/memory_28_6"/><specSig signal="CPURFmemory_31_6_SPECSIG" value="CPU/RF/memory_31_6"/><specSig signal="CPURFmemory_30_6_SPECSIG" value="CPU/RF/memory_30_6"/><specSig signal="OpTxBIN_OR3473_SPECSIG" value="$OpTx$BIN_OR$3473"/><specSig signal="CPURFmemory_29_7_SPECSIG" value="CPU/RF/memory_29_7"/><specSig signal="CPURFmemory_28_7_SPECSIG" value="CPU/RF/memory_28_7"/><specSig signal="CPURFmemory_31_7_SPECSIG" value="CPU/RF/memory_31_7"/><specSig signal="CPURFmemory_30_7_SPECSIG" value="CPU/RF/memory_30_7"/><specSig signal="OpTxBIN_OR3475_SPECSIG" value="$OpTx$BIN_OR$3475"/><specSig signal="CPURFmemory_29_8_SPECSIG" value="CPU/RF/memory_29_8"/><specSig signal="CPURFmemory_28_8_SPECSIG" value="CPU/RF/memory_28_8"/><specSig signal="CPURFmemory_31_8_SPECSIG" value="CPU/RF/memory_31_8"/><specSig signal="CPURFmemory_30_8_SPECSIG" value="CPU/RF/memory_30_8"/><specSig signal="OpTxBIN_OR3477_SPECSIG" value="$OpTx$BIN_OR$3477"/><specSig signal="CPURFmemory_29_9_SPECSIG" value="CPU/RF/memory_29_9"/><specSig signal="CPURFmemory_28_9_SPECSIG" value="CPU/RF/memory_28_9"/><specSig signal="CPURFmemory_31_9_SPECSIG" value="CPU/RF/memory_31_9"/><specSig signal="CPURFmemory_30_9_SPECSIG" value="CPU/RF/memory_30_9"/><specSig signal="CPUID_EX_rs0_SPECSIG" value="CPU/ID_EX_rs&lt;0&gt;"/><specSig signal="CPUID_EX_rs1_SPECSIG" value="CPU/ID_EX_rs&lt;1&gt;"/><specSig signal="CPUID_EX_rs2_SPECSIG" value="CPU/ID_EX_rs&lt;2&gt;"/><specSig signal="CPUID_EX_rs3_SPECSIG" value="CPU/ID_EX_rs&lt;3&gt;"/><specSig signal="CPUID_EX_rs4_SPECSIG" value="CPU/ID_EX_rs&lt;4&gt;"/><specSig signal="CPUMEM_WB_WBctr2_SPECSIG" value="CPU/MEM_WB_WBctr&lt;2&gt;"/><specSig signal="CPUDMmemory_0_0_SPECSIG" value="CPU/DM/memory_0_0"/><specSig signal="CPUDMmemory_0_1_SPECSIG" value="CPU/DM/memory_0_1"/><specSig signal="CPUDMmemory_0_10_SPECSIG" value="CPU/DM/memory_0_10"/><specSig signal="CPUDMmemory_0_11_SPECSIG" value="CPU/DM/memory_0_11"/><specSig signal="CPUDMmemory_0_12_SPECSIG" value="CPU/DM/memory_0_12"/><specSig signal="CPUDMmemory_0_13_SPECSIG" value="CPU/DM/memory_0_13"/><specSig signal="CPUDMmemory_0_14_SPECSIG" value="CPU/DM/memory_0_14"/><specSig signal="CPUDMmemory_0_15_SPECSIG" value="CPU/DM/memory_0_15"/><specSig signal="CPUDMmemory_0_16_SPECSIG" value="CPU/DM/memory_0_16"/><specSig signal="CPUDMmemory_0_17_SPECSIG" value="CPU/DM/memory_0_17"/><specSig signal="CPUDMmemory_0_18_SPECSIG" value="CPU/DM/memory_0_18"/><specSig signal="CPUDMmemory_0_19_SPECSIG" value="CPU/DM/memory_0_19"/><specSig signal="CPUDMmemory_0_2_SPECSIG" value="CPU/DM/memory_0_2"/><specSig signal="CPUDMmemory_0_20_SPECSIG" value="CPU/DM/memory_0_20"/><specSig signal="CPUDMmemory_0_21_SPECSIG" value="CPU/DM/memory_0_21"/><specSig signal="CPUDMmemory_0_22_SPECSIG" value="CPU/DM/memory_0_22"/><specSig signal="CPUDMmemory_0_23_SPECSIG" value="CPU/DM/memory_0_23"/><specSig signal="CPUDMmemory_0_24_SPECSIG" value="CPU/DM/memory_0_24"/><specSig signal="CPUDMmemory_0_25_SPECSIG" value="CPU/DM/memory_0_25"/><specSig signal="CPUDMmemory_0_26_SPECSIG" value="CPU/DM/memory_0_26"/><specSig signal="CPUDMmemory_0_27_SPECSIG" value="CPU/DM/memory_0_27"/><specSig signal="CPUDMmemory_0_28_SPECSIG" value="CPU/DM/memory_0_28"/><specSig signal="CPUDMmemory_0_29_SPECSIG" value="CPU/DM/memory_0_29"/><specSig signal="CPUDMmemory_0_3_SPECSIG" value="CPU/DM/memory_0_3"/><specSig signal="CPUDMmemory_0_30_SPECSIG" value="CPU/DM/memory_0_30"/><specSig signal="CPUDMmemory_0_31_SPECSIG" value="CPU/DM/memory_0_31"/><specSig signal="CPUDMmemory_0_4_SPECSIG" value="CPU/DM/memory_0_4"/><specSig signal="CPUDMmemory_0_5_SPECSIG" value="CPU/DM/memory_0_5"/><specSig signal="CPUDMmemory_0_6_SPECSIG" value="CPU/DM/memory_0_6"/><specSig signal="CPUDMmemory_0_7_SPECSIG" value="CPU/DM/memory_0_7"/><specSig signal="CPUDMmemory_0_8_SPECSIG" value="CPU/DM/memory_0_8"/><specSig signal="CPUDMmemory_0_9_SPECSIG" value="CPU/DM/memory_0_9"/><specSig signal="CPUDMmemory_11_0_SPECSIG" value="CPU/DM/memory_11_0"/><specSig signal="CPUDMmemory_11_1_SPECSIG" value="CPU/DM/memory_11_1"/><specSig signal="CPUDMmemory_11_10_SPECSIG" value="CPU/DM/memory_11_10"/><specSig signal="CPUDMmemory_11_11_SPECSIG" value="CPU/DM/memory_11_11"/><specSig signal="CPUDMmemory_11_12_SPECSIG" value="CPU/DM/memory_11_12"/><specSig signal="CPUDMmemory_11_13_SPECSIG" value="CPU/DM/memory_11_13"/><specSig signal="CPUDMmemory_11_14_SPECSIG" value="CPU/DM/memory_11_14"/><specSig signal="CPUDMmemory_11_15_SPECSIG" value="CPU/DM/memory_11_15"/><specSig signal="CPUDMmemory_11_16_SPECSIG" value="CPU/DM/memory_11_16"/><specSig signal="CPUDMmemory_11_17_SPECSIG" value="CPU/DM/memory_11_17"/><specSig signal="CPUDMmemory_11_18_SPECSIG" value="CPU/DM/memory_11_18"/><specSig signal="CPUDMmemory_11_19_SPECSIG" value="CPU/DM/memory_11_19"/><specSig signal="CPUDMmemory_11_2_SPECSIG" value="CPU/DM/memory_11_2"/><specSig signal="CPUDMmemory_11_20_SPECSIG" value="CPU/DM/memory_11_20"/><specSig signal="CPUDMmemory_11_21_SPECSIG" value="CPU/DM/memory_11_21"/><specSig signal="CPUDMmemory_11_22_SPECSIG" value="CPU/DM/memory_11_22"/><specSig signal="CPUDMmemory_11_23_SPECSIG" value="CPU/DM/memory_11_23"/><specSig signal="CPUDMmemory_11_24_SPECSIG" value="CPU/DM/memory_11_24"/><specSig signal="CPUDMmemory_11_25_SPECSIG" value="CPU/DM/memory_11_25"/><specSig signal="CPUDMmemory_11_26_SPECSIG" value="CPU/DM/memory_11_26"/><specSig signal="CPUDMmemory_11_27_SPECSIG" value="CPU/DM/memory_11_27"/><specSig signal="CPUDMmemory_11_28_SPECSIG" value="CPU/DM/memory_11_28"/><specSig signal="CPUDMmemory_11_29_SPECSIG" value="CPU/DM/memory_11_29"/><specSig signal="CPUDMmemory_11_3_SPECSIG" value="CPU/DM/memory_11_3"/><specSig signal="CPUDMmemory_11_30_SPECSIG" value="CPU/DM/memory_11_30"/><specSig signal="CPUDMmemory_11_31_SPECSIG" value="CPU/DM/memory_11_31"/><specSig signal="CPUDMmemory_11_4_SPECSIG" value="CPU/DM/memory_11_4"/><specSig signal="CPUDMmemory_11_5_SPECSIG" value="CPU/DM/memory_11_5"/><specSig signal="CPUDMmemory_11_6_SPECSIG" value="CPU/DM/memory_11_6"/><specSig signal="CPUDMmemory_11_7_SPECSIG" value="CPU/DM/memory_11_7"/><specSig signal="CPUDMmemory_11_8_SPECSIG" value="CPU/DM/memory_11_8"/><specSig signal="CPUDMmemory_11_9_SPECSIG" value="CPU/DM/memory_11_9"/><specSig signal="CPUDMmemory_13_0_SPECSIG" value="CPU/DM/memory_13_0"/><specSig signal="CPUDMmemory_13_1_SPECSIG" value="CPU/DM/memory_13_1"/><specSig signal="CPUDMmemory_13_10_SPECSIG" value="CPU/DM/memory_13_10"/><specSig signal="CPUDMmemory_13_11_SPECSIG" value="CPU/DM/memory_13_11"/><specSig signal="CPUDMmemory_13_12_SPECSIG" value="CPU/DM/memory_13_12"/><specSig signal="CPUDMmemory_13_13_SPECSIG" value="CPU/DM/memory_13_13"/><specSig signal="CPUDMmemory_13_14_SPECSIG" value="CPU/DM/memory_13_14"/><specSig signal="CPUDMmemory_13_15_SPECSIG" value="CPU/DM/memory_13_15"/><specSig signal="CPUDMmemory_13_16_SPECSIG" value="CPU/DM/memory_13_16"/><specSig signal="CPUDMmemory_13_17_SPECSIG" value="CPU/DM/memory_13_17"/><specSig signal="CPUDMmemory_13_18_SPECSIG" value="CPU/DM/memory_13_18"/><specSig signal="CPUDMmemory_13_19_SPECSIG" value="CPU/DM/memory_13_19"/><specSig signal="CPUDMmemory_13_2_SPECSIG" value="CPU/DM/memory_13_2"/><specSig signal="CPUDMmemory_13_20_SPECSIG" value="CPU/DM/memory_13_20"/><specSig signal="CPUDMmemory_13_21_SPECSIG" value="CPU/DM/memory_13_21"/><specSig signal="CPUDMmemory_13_22_SPECSIG" value="CPU/DM/memory_13_22"/><specSig signal="CPUDMmemory_13_23_SPECSIG" value="CPU/DM/memory_13_23"/><specSig signal="CPUDMmemory_13_24_SPECSIG" value="CPU/DM/memory_13_24"/><specSig signal="CPUDMmemory_13_25_SPECSIG" value="CPU/DM/memory_13_25"/><specSig signal="CPUDMmemory_13_26_SPECSIG" value="CPU/DM/memory_13_26"/><specSig signal="CPUDMmemory_13_27_SPECSIG" value="CPU/DM/memory_13_27"/><specSig signal="CPUDMmemory_13_28_SPECSIG" value="CPU/DM/memory_13_28"/><specSig signal="CPUDMmemory_13_29_SPECSIG" value="CPU/DM/memory_13_29"/><specSig signal="CPUDMmemory_13_3_SPECSIG" value="CPU/DM/memory_13_3"/><specSig signal="CPUDMmemory_13_30_SPECSIG" value="CPU/DM/memory_13_30"/><specSig signal="CPUDMmemory_13_31_SPECSIG" value="CPU/DM/memory_13_31"/><specSig signal="CPUDMmemory_13_4_SPECSIG" value="CPU/DM/memory_13_4"/><specSig signal="CPUDMmemory_13_5_SPECSIG" value="CPU/DM/memory_13_5"/><specSig signal="CPUDMmemory_13_6_SPECSIG" value="CPU/DM/memory_13_6"/><specSig signal="CPUDMmemory_13_7_SPECSIG" value="CPU/DM/memory_13_7"/><specSig signal="CPUDMmemory_13_8_SPECSIG" value="CPU/DM/memory_13_8"/><specSig signal="CPUDMmemory_13_9_SPECSIG" value="CPU/DM/memory_13_9"/><specSig signal="CPUDMmemory_16_0_SPECSIG" value="CPU/DM/memory_16_0"/><specSig signal="CPUDMmemory_16_1_SPECSIG" value="CPU/DM/memory_16_1"/><specSig signal="CPUDMmemory_16_10_SPECSIG" value="CPU/DM/memory_16_10"/><specSig signal="CPUDMmemory_16_11_SPECSIG" value="CPU/DM/memory_16_11"/><specSig signal="CPUDMmemory_16_12_SPECSIG" value="CPU/DM/memory_16_12"/><specSig signal="CPUDMmemory_16_13_SPECSIG" value="CPU/DM/memory_16_13"/><specSig signal="CPUDMmemory_16_14_SPECSIG" value="CPU/DM/memory_16_14"/><specSig signal="CPUDMmemory_16_15_SPECSIG" value="CPU/DM/memory_16_15"/><specSig signal="CPUDMmemory_16_16_SPECSIG" value="CPU/DM/memory_16_16"/><specSig signal="CPUDMmemory_16_17_SPECSIG" value="CPU/DM/memory_16_17"/><specSig signal="CPUDMmemory_16_18_SPECSIG" value="CPU/DM/memory_16_18"/><specSig signal="CPUDMmemory_16_19_SPECSIG" value="CPU/DM/memory_16_19"/><specSig signal="CPUDMmemory_16_2_SPECSIG" value="CPU/DM/memory_16_2"/><specSig signal="CPUDMmemory_16_20_SPECSIG" value="CPU/DM/memory_16_20"/><specSig signal="CPUDMmemory_16_21_SPECSIG" value="CPU/DM/memory_16_21"/><specSig signal="CPUDMmemory_16_22_SPECSIG" value="CPU/DM/memory_16_22"/><specSig signal="CPUDMmemory_16_23_SPECSIG" value="CPU/DM/memory_16_23"/><specSig signal="CPUDMmemory_16_24_SPECSIG" value="CPU/DM/memory_16_24"/><specSig signal="CPUDMmemory_16_25_SPECSIG" value="CPU/DM/memory_16_25"/><specSig signal="CPUDMmemory_16_26_SPECSIG" value="CPU/DM/memory_16_26"/><specSig signal="CPUDMmemory_16_27_SPECSIG" value="CPU/DM/memory_16_27"/><specSig signal="CPUDMmemory_16_28_SPECSIG" value="CPU/DM/memory_16_28"/><specSig signal="CPUDMmemory_16_29_SPECSIG" value="CPU/DM/memory_16_29"/><specSig signal="CPUDMmemory_16_3_SPECSIG" value="CPU/DM/memory_16_3"/><specSig signal="CPUDMmemory_16_30_SPECSIG" value="CPU/DM/memory_16_30"/><specSig signal="CPUDMmemory_16_31_SPECSIG" value="CPU/DM/memory_16_31"/><specSig signal="CPUDMmemory_16_4_SPECSIG" value="CPU/DM/memory_16_4"/><specSig signal="CPUDMmemory_16_5_SPECSIG" value="CPU/DM/memory_16_5"/><specSig signal="CPUDMmemory_16_6_SPECSIG" value="CPU/DM/memory_16_6"/><specSig signal="CPUDMmemory_16_7_SPECSIG" value="CPU/DM/memory_16_7"/><specSig signal="CPUDMmemory_16_8_SPECSIG" value="CPU/DM/memory_16_8"/><specSig signal="CPUDMmemory_16_9_SPECSIG" value="CPU/DM/memory_16_9"/><specSig signal="CPUDMmemory_24_0_SPECSIG" value="CPU/DM/memory_24_0"/><specSig signal="CPUDMmemory_24_1_SPECSIG" value="CPU/DM/memory_24_1"/><specSig signal="CPUDMmemory_24_10_SPECSIG" value="CPU/DM/memory_24_10"/><specSig signal="CPUDMmemory_24_11_SPECSIG" value="CPU/DM/memory_24_11"/><specSig signal="CPUDMmemory_24_12_SPECSIG" value="CPU/DM/memory_24_12"/><specSig signal="CPUDMmemory_24_13_SPECSIG" value="CPU/DM/memory_24_13"/><specSig signal="CPUDMmemory_24_14_SPECSIG" value="CPU/DM/memory_24_14"/><specSig signal="CPUDMmemory_24_15_SPECSIG" value="CPU/DM/memory_24_15"/><specSig signal="CPUDMmemory_24_16_SPECSIG" value="CPU/DM/memory_24_16"/><specSig signal="CPUDMmemory_24_17_SPECSIG" value="CPU/DM/memory_24_17"/><specSig signal="CPUDMmemory_24_18_SPECSIG" value="CPU/DM/memory_24_18"/><specSig signal="CPUDMmemory_24_19_SPECSIG" value="CPU/DM/memory_24_19"/><specSig signal="CPUDMmemory_24_2_SPECSIG" value="CPU/DM/memory_24_2"/><specSig signal="CPUDMmemory_24_20_SPECSIG" value="CPU/DM/memory_24_20"/><specSig signal="CPUDMmemory_24_21_SPECSIG" value="CPU/DM/memory_24_21"/><specSig signal="CPUDMmemory_24_22_SPECSIG" value="CPU/DM/memory_24_22"/><specSig signal="CPUDMmemory_24_23_SPECSIG" value="CPU/DM/memory_24_23"/><specSig signal="CPUDMmemory_24_24_SPECSIG" value="CPU/DM/memory_24_24"/><specSig signal="CPUDMmemory_24_25_SPECSIG" value="CPU/DM/memory_24_25"/><specSig signal="CPUDMmemory_24_26_SPECSIG" value="CPU/DM/memory_24_26"/><specSig signal="CPUDMmemory_24_27_SPECSIG" value="CPU/DM/memory_24_27"/><specSig signal="CPUDMmemory_24_28_SPECSIG" value="CPU/DM/memory_24_28"/><specSig signal="CPUDMmemory_24_29_SPECSIG" value="CPU/DM/memory_24_29"/><specSig signal="CPUDMmemory_24_3_SPECSIG" value="CPU/DM/memory_24_3"/><specSig signal="CPUDMmemory_24_30_SPECSIG" value="CPU/DM/memory_24_30"/><specSig signal="CPUDMmemory_24_31_SPECSIG" value="CPU/DM/memory_24_31"/><specSig signal="CPUDMmemory_24_4_SPECSIG" value="CPU/DM/memory_24_4"/><specSig signal="CPUDMmemory_24_5_SPECSIG" value="CPU/DM/memory_24_5"/><specSig signal="CPUDMmemory_24_6_SPECSIG" value="CPU/DM/memory_24_6"/><specSig signal="CPUDMmemory_24_7_SPECSIG" value="CPU/DM/memory_24_7"/><specSig signal="CPUDMmemory_24_8_SPECSIG" value="CPU/DM/memory_24_8"/><specSig signal="CPUDMmemory_24_9_SPECSIG" value="CPU/DM/memory_24_9"/><specSig signal="CPUDMmemory_3_0_SPECSIG" value="CPU/DM/memory_3_0"/><specSig signal="CPUDMmemory_3_1_SPECSIG" value="CPU/DM/memory_3_1"/><specSig signal="CPUDMmemory_3_10_SPECSIG" value="CPU/DM/memory_3_10"/><specSig signal="CPUDMmemory_3_11_SPECSIG" value="CPU/DM/memory_3_11"/><specSig signal="CPUDMmemory_3_12_SPECSIG" value="CPU/DM/memory_3_12"/><specSig signal="CPUDMmemory_3_13_SPECSIG" value="CPU/DM/memory_3_13"/><specSig signal="CPUDMmemory_3_14_SPECSIG" value="CPU/DM/memory_3_14"/><specSig signal="CPUDMmemory_3_15_SPECSIG" value="CPU/DM/memory_3_15"/><specSig signal="CPUDMmemory_3_16_SPECSIG" value="CPU/DM/memory_3_16"/><specSig signal="CPUDMmemory_3_17_SPECSIG" value="CPU/DM/memory_3_17"/><specSig signal="CPUDMmemory_3_18_SPECSIG" value="CPU/DM/memory_3_18"/><specSig signal="CPUDMmemory_3_19_SPECSIG" value="CPU/DM/memory_3_19"/><specSig signal="CPUDMmemory_3_2_SPECSIG" value="CPU/DM/memory_3_2"/><specSig signal="CPUDMmemory_3_20_SPECSIG" value="CPU/DM/memory_3_20"/><specSig signal="CPUDMmemory_3_21_SPECSIG" value="CPU/DM/memory_3_21"/><specSig signal="CPUDMmemory_3_22_SPECSIG" value="CPU/DM/memory_3_22"/><specSig signal="CPUDMmemory_3_23_SPECSIG" value="CPU/DM/memory_3_23"/><specSig signal="CPUDMmemory_3_24_SPECSIG" value="CPU/DM/memory_3_24"/><specSig signal="CPUDMmemory_3_25_SPECSIG" value="CPU/DM/memory_3_25"/><specSig signal="CPUDMmemory_3_26_SPECSIG" value="CPU/DM/memory_3_26"/><specSig signal="CPUDMmemory_3_27_SPECSIG" value="CPU/DM/memory_3_27"/><specSig signal="CPUDMmemory_3_28_SPECSIG" value="CPU/DM/memory_3_28"/><specSig signal="CPUDMmemory_3_29_SPECSIG" value="CPU/DM/memory_3_29"/><specSig signal="CPUDMmemory_3_3_SPECSIG" value="CPU/DM/memory_3_3"/><specSig signal="CPUDMmemory_3_30_SPECSIG" value="CPU/DM/memory_3_30"/><specSig signal="CPUDMmemory_3_31_SPECSIG" value="CPU/DM/memory_3_31"/><specSig signal="CPUDMmemory_3_4_SPECSIG" value="CPU/DM/memory_3_4"/><specSig signal="CPUDMmemory_3_5_SPECSIG" value="CPU/DM/memory_3_5"/><specSig signal="CPUDMmemory_3_6_SPECSIG" value="CPU/DM/memory_3_6"/><specSig signal="CPUDMmemory_3_7_SPECSIG" value="CPU/DM/memory_3_7"/><specSig signal="CPUDMmemory_3_8_SPECSIG" value="CPU/DM/memory_3_8"/><specSig signal="CPUDMmemory_3_9_SPECSIG" value="CPU/DM/memory_3_9"/><specSig signal="CPUDMmemory_4_0_SPECSIG" value="CPU/DM/memory_4_0"/><specSig signal="CPUDMmemory_4_1_SPECSIG" value="CPU/DM/memory_4_1"/><specSig signal="CPUDMmemory_4_10_SPECSIG" value="CPU/DM/memory_4_10"/><specSig signal="CPUDMmemory_4_11_SPECSIG" value="CPU/DM/memory_4_11"/><specSig signal="CPUDMmemory_4_12_SPECSIG" value="CPU/DM/memory_4_12"/><specSig signal="CPUDMmemory_4_13_SPECSIG" value="CPU/DM/memory_4_13"/><specSig signal="CPUDMmemory_4_14_SPECSIG" value="CPU/DM/memory_4_14"/><specSig signal="CPUDMmemory_4_15_SPECSIG" value="CPU/DM/memory_4_15"/><specSig signal="CPUDMmemory_4_16_SPECSIG" value="CPU/DM/memory_4_16"/><specSig signal="CPUDMmemory_4_17_SPECSIG" value="CPU/DM/memory_4_17"/><specSig signal="CPUDMmemory_4_18_SPECSIG" value="CPU/DM/memory_4_18"/><specSig signal="CPUDMmemory_4_19_SPECSIG" value="CPU/DM/memory_4_19"/><specSig signal="CPUDMmemory_4_2_SPECSIG" value="CPU/DM/memory_4_2"/><specSig signal="CPUDMmemory_4_20_SPECSIG" value="CPU/DM/memory_4_20"/><specSig signal="CPUDMmemory_4_21_SPECSIG" value="CPU/DM/memory_4_21"/><specSig signal="CPUDMmemory_4_22_SPECSIG" value="CPU/DM/memory_4_22"/><specSig signal="CPUDMmemory_4_23_SPECSIG" value="CPU/DM/memory_4_23"/><specSig signal="CPUDMmemory_4_24_SPECSIG" value="CPU/DM/memory_4_24"/><specSig signal="CPUDMmemory_4_25_SPECSIG" value="CPU/DM/memory_4_25"/><specSig signal="CPUDMmemory_4_26_SPECSIG" value="CPU/DM/memory_4_26"/><specSig signal="CPUDMmemory_4_27_SPECSIG" value="CPU/DM/memory_4_27"/><specSig signal="CPUDMmemory_4_28_SPECSIG" value="CPU/DM/memory_4_28"/><specSig signal="CPUDMmemory_4_29_SPECSIG" value="CPU/DM/memory_4_29"/><specSig signal="CPUDMmemory_4_3_SPECSIG" value="CPU/DM/memory_4_3"/><specSig signal="CPUDMmemory_4_30_SPECSIG" value="CPU/DM/memory_4_30"/><specSig signal="CPUDMmemory_4_31_SPECSIG" value="CPU/DM/memory_4_31"/><specSig signal="CPUDMmemory_4_4_SPECSIG" value="CPU/DM/memory_4_4"/><specSig signal="CPUDMmemory_4_5_SPECSIG" value="CPU/DM/memory_4_5"/><specSig signal="CPUDMmemory_4_6_SPECSIG" value="CPU/DM/memory_4_6"/><specSig signal="CPUDMmemory_4_7_SPECSIG" value="CPU/DM/memory_4_7"/><specSig signal="CPUDMmemory_4_8_SPECSIG" value="CPU/DM/memory_4_8"/><specSig signal="CPUDMmemory_4_9_SPECSIG" value="CPU/DM/memory_4_9"/><specSig signal="CPUDMmemory_5_0_SPECSIG" value="CPU/DM/memory_5_0"/><specSig signal="CPUDMmemory_5_1_SPECSIG" value="CPU/DM/memory_5_1"/><specSig signal="CPUDMmemory_5_10_SPECSIG" value="CPU/DM/memory_5_10"/><specSig signal="CPUDMmemory_5_11_SPECSIG" value="CPU/DM/memory_5_11"/><specSig signal="CPUDMmemory_5_12_SPECSIG" value="CPU/DM/memory_5_12"/><specSig signal="CPUDMmemory_5_13_SPECSIG" value="CPU/DM/memory_5_13"/><specSig signal="CPUDMmemory_5_14_SPECSIG" value="CPU/DM/memory_5_14"/><specSig signal="CPUDMmemory_5_15_SPECSIG" value="CPU/DM/memory_5_15"/><specSig signal="CPUDMmemory_5_16_SPECSIG" value="CPU/DM/memory_5_16"/><specSig signal="CPUDMmemory_5_17_SPECSIG" value="CPU/DM/memory_5_17"/><specSig signal="CPUDMmemory_5_18_SPECSIG" value="CPU/DM/memory_5_18"/><specSig signal="CPUDMmemory_5_19_SPECSIG" value="CPU/DM/memory_5_19"/><specSig signal="CPUDMmemory_5_2_SPECSIG" value="CPU/DM/memory_5_2"/><specSig signal="CPUDMmemory_5_20_SPECSIG" value="CPU/DM/memory_5_20"/><specSig signal="CPUDMmemory_5_21_SPECSIG" value="CPU/DM/memory_5_21"/><specSig signal="CPUDMmemory_5_22_SPECSIG" value="CPU/DM/memory_5_22"/><specSig signal="CPUDMmemory_5_23_SPECSIG" value="CPU/DM/memory_5_23"/><specSig signal="CPUDMmemory_5_24_SPECSIG" value="CPU/DM/memory_5_24"/><specSig signal="CPUDMmemory_5_25_SPECSIG" value="CPU/DM/memory_5_25"/><specSig signal="CPUDMmemory_5_26_SPECSIG" value="CPU/DM/memory_5_26"/><specSig signal="CPUDMmemory_5_27_SPECSIG" value="CPU/DM/memory_5_27"/><specSig signal="CPUDMmemory_5_28_SPECSIG" value="CPU/DM/memory_5_28"/><specSig signal="CPUDMmemory_5_29_SPECSIG" value="CPU/DM/memory_5_29"/><specSig signal="CPUDMmemory_5_3_SPECSIG" value="CPU/DM/memory_5_3"/><specSig signal="CPUDMmemory_5_30_SPECSIG" value="CPU/DM/memory_5_30"/><specSig signal="CPUDMmemory_5_31_SPECSIG" value="CPU/DM/memory_5_31"/><specSig signal="CPUDMmemory_5_4_SPECSIG" value="CPU/DM/memory_5_4"/><specSig signal="CPUDMmemory_5_5_SPECSIG" value="CPU/DM/memory_5_5"/><specSig signal="CPUDMmemory_5_6_SPECSIG" value="CPU/DM/memory_5_6"/><specSig signal="CPUDMmemory_5_7_SPECSIG" value="CPU/DM/memory_5_7"/><specSig signal="CPUDMmemory_5_8_SPECSIG" value="CPU/DM/memory_5_8"/><specSig signal="CPUDMmemory_5_9_SPECSIG" value="CPU/DM/memory_5_9"/><specSig signal="CPUDMmemory_6_0_SPECSIG" value="CPU/DM/memory_6_0"/><specSig signal="CPUDMmemory_6_1_SPECSIG" value="CPU/DM/memory_6_1"/><specSig signal="CPUDMmemory_6_10_SPECSIG" value="CPU/DM/memory_6_10"/><specSig signal="CPUDMmemory_6_11_SPECSIG" value="CPU/DM/memory_6_11"/><specSig signal="CPUDMmemory_6_12_SPECSIG" value="CPU/DM/memory_6_12"/><specSig signal="CPUDMmemory_6_13_SPECSIG" value="CPU/DM/memory_6_13"/><specSig signal="CPUDMmemory_6_14_SPECSIG" value="CPU/DM/memory_6_14"/><specSig signal="CPUDMmemory_6_15_SPECSIG" value="CPU/DM/memory_6_15"/><specSig signal="CPUDMmemory_6_16_SPECSIG" value="CPU/DM/memory_6_16"/><specSig signal="CPUDMmemory_6_17_SPECSIG" value="CPU/DM/memory_6_17"/><specSig signal="CPUDMmemory_6_18_SPECSIG" value="CPU/DM/memory_6_18"/><specSig signal="CPUDMmemory_6_19_SPECSIG" value="CPU/DM/memory_6_19"/><specSig signal="CPUDMmemory_6_2_SPECSIG" value="CPU/DM/memory_6_2"/><specSig signal="CPUDMmemory_6_20_SPECSIG" value="CPU/DM/memory_6_20"/><specSig signal="CPUDMmemory_6_21_SPECSIG" value="CPU/DM/memory_6_21"/><specSig signal="CPUDMmemory_6_22_SPECSIG" value="CPU/DM/memory_6_22"/><specSig signal="CPUDMmemory_6_23_SPECSIG" value="CPU/DM/memory_6_23"/><specSig signal="CPUDMmemory_6_24_SPECSIG" value="CPU/DM/memory_6_24"/><specSig signal="CPUDMmemory_6_25_SPECSIG" value="CPU/DM/memory_6_25"/><specSig signal="CPUDMmemory_6_26_SPECSIG" value="CPU/DM/memory_6_26"/><specSig signal="CPUDMmemory_6_27_SPECSIG" value="CPU/DM/memory_6_27"/><specSig signal="CPUDMmemory_6_28_SPECSIG" value="CPU/DM/memory_6_28"/><specSig signal="CPUDMmemory_6_29_SPECSIG" value="CPU/DM/memory_6_29"/><specSig signal="CPUDMmemory_6_3_SPECSIG" value="CPU/DM/memory_6_3"/><specSig signal="CPUDMmemory_6_30_SPECSIG" value="CPU/DM/memory_6_30"/><specSig signal="CPUDMmemory_6_31_SPECSIG" value="CPU/DM/memory_6_31"/><specSig signal="CPUDMmemory_6_4_SPECSIG" value="CPU/DM/memory_6_4"/><specSig signal="CPUDMmemory_6_5_SPECSIG" value="CPU/DM/memory_6_5"/><specSig signal="CPUDMmemory_6_6_SPECSIG" value="CPU/DM/memory_6_6"/><specSig signal="CPUDMmemory_6_7_SPECSIG" value="CPU/DM/memory_6_7"/><specSig signal="CPUDMmemory_6_8_SPECSIG" value="CPU/DM/memory_6_8"/><specSig signal="CPUDMmemory_6_9_SPECSIG" value="CPU/DM/memory_6_9"/><specSig signal="CPUDMmemory_8_0_SPECSIG" value="CPU/DM/memory_8_0"/><specSig signal="CPUDMmemory_8_1_SPECSIG" value="CPU/DM/memory_8_1"/><specSig signal="CPUDMmemory_8_10_SPECSIG" value="CPU/DM/memory_8_10"/><specSig signal="CPUDMmemory_8_11_SPECSIG" value="CPU/DM/memory_8_11"/><specSig signal="CPUDMmemory_8_12_SPECSIG" value="CPU/DM/memory_8_12"/><specSig signal="CPUDMmemory_8_13_SPECSIG" value="CPU/DM/memory_8_13"/><specSig signal="CPUDMmemory_8_14_SPECSIG" value="CPU/DM/memory_8_14"/><specSig signal="CPUDMmemory_8_15_SPECSIG" value="CPU/DM/memory_8_15"/><specSig signal="CPUDMmemory_8_16_SPECSIG" value="CPU/DM/memory_8_16"/><specSig signal="CPUDMmemory_8_17_SPECSIG" value="CPU/DM/memory_8_17"/><specSig signal="CPUDMmemory_8_18_SPECSIG" value="CPU/DM/memory_8_18"/><specSig signal="CPUDMmemory_8_19_SPECSIG" value="CPU/DM/memory_8_19"/><specSig signal="CPUDMmemory_8_2_SPECSIG" value="CPU/DM/memory_8_2"/><specSig signal="CPUDMmemory_8_20_SPECSIG" value="CPU/DM/memory_8_20"/><specSig signal="CPUDMmemory_8_21_SPECSIG" value="CPU/DM/memory_8_21"/><specSig signal="CPUDMmemory_8_22_SPECSIG" value="CPU/DM/memory_8_22"/><specSig signal="CPUDMmemory_8_23_SPECSIG" value="CPU/DM/memory_8_23"/><specSig signal="CPUDMmemory_8_24_SPECSIG" value="CPU/DM/memory_8_24"/><specSig signal="CPUDMmemory_8_25_SPECSIG" value="CPU/DM/memory_8_25"/><specSig signal="CPUDMmemory_8_26_SPECSIG" value="CPU/DM/memory_8_26"/><specSig signal="CPUDMmemory_8_27_SPECSIG" value="CPU/DM/memory_8_27"/><specSig signal="CPUDMmemory_8_28_SPECSIG" value="CPU/DM/memory_8_28"/><specSig signal="CPUDMmemory_8_29_SPECSIG" value="CPU/DM/memory_8_29"/><specSig signal="CPUDMmemory_8_3_SPECSIG" value="CPU/DM/memory_8_3"/><specSig signal="CPUDMmemory_8_30_SPECSIG" value="CPU/DM/memory_8_30"/><specSig signal="CPUDMmemory_8_31_SPECSIG" value="CPU/DM/memory_8_31"/><specSig signal="CPUDMmemory_8_4_SPECSIG" value="CPU/DM/memory_8_4"/><specSig signal="CPUDMmemory_8_5_SPECSIG" value="CPU/DM/memory_8_5"/><specSig signal="CPUDMmemory_8_6_SPECSIG" value="CPU/DM/memory_8_6"/><specSig signal="CPUDMmemory_8_7_SPECSIG" value="CPU/DM/memory_8_7"/><specSig signal="CPUDMmemory_8_8_SPECSIG" value="CPU/DM/memory_8_8"/><specSig signal="CPUDMmemory_8_9_SPECSIG" value="CPU/DM/memory_8_9"/><specSig signal="CPUDMmemory_9_0_SPECSIG" value="CPU/DM/memory_9_0"/><specSig signal="CPUDMmemory_9_1_SPECSIG" value="CPU/DM/memory_9_1"/><specSig signal="CPUDMmemory_9_10_SPECSIG" value="CPU/DM/memory_9_10"/><specSig signal="CPUDMmemory_9_11_SPECSIG" value="CPU/DM/memory_9_11"/><specSig signal="CPUDMmemory_9_12_SPECSIG" value="CPU/DM/memory_9_12"/><specSig signal="CPUDMmemory_9_13_SPECSIG" value="CPU/DM/memory_9_13"/><specSig signal="CPUDMmemory_9_14_SPECSIG" value="CPU/DM/memory_9_14"/><specSig signal="CPUDMmemory_9_15_SPECSIG" value="CPU/DM/memory_9_15"/><specSig signal="CPUDMmemory_9_16_SPECSIG" value="CPU/DM/memory_9_16"/><specSig signal="CPUDMmemory_9_17_SPECSIG" value="CPU/DM/memory_9_17"/><specSig signal="CPUDMmemory_9_18_SPECSIG" value="CPU/DM/memory_9_18"/><specSig signal="CPUDMmemory_9_19_SPECSIG" value="CPU/DM/memory_9_19"/><specSig signal="CPUDMmemory_9_2_SPECSIG" value="CPU/DM/memory_9_2"/><specSig signal="CPUDMmemory_9_20_SPECSIG" value="CPU/DM/memory_9_20"/><specSig signal="CPUDMmemory_9_21_SPECSIG" value="CPU/DM/memory_9_21"/><specSig signal="CPUDMmemory_9_22_SPECSIG" value="CPU/DM/memory_9_22"/><specSig signal="CPUDMmemory_9_23_SPECSIG" value="CPU/DM/memory_9_23"/><specSig signal="CPUDMmemory_9_24_SPECSIG" value="CPU/DM/memory_9_24"/><specSig signal="CPUDMmemory_9_25_SPECSIG" value="CPU/DM/memory_9_25"/><specSig signal="CPUDMmemory_9_26_SPECSIG" value="CPU/DM/memory_9_26"/><specSig signal="CPUDMmemory_9_27_SPECSIG" value="CPU/DM/memory_9_27"/><specSig signal="CPUDMmemory_9_28_SPECSIG" value="CPU/DM/memory_9_28"/><specSig signal="CPUDMmemory_9_29_SPECSIG" value="CPU/DM/memory_9_29"/><specSig signal="CPUDMmemory_9_3_SPECSIG" value="CPU/DM/memory_9_3"/><specSig signal="CPUDMmemory_9_30_SPECSIG" value="CPU/DM/memory_9_30"/><specSig signal="CPUDMmemory_9_31_SPECSIG" value="CPU/DM/memory_9_31"/><specSig signal="CPUDMmemory_9_4_SPECSIG" value="CPU/DM/memory_9_4"/><specSig signal="CPUDMmemory_9_5_SPECSIG" value="CPU/DM/memory_9_5"/><specSig signal="CPUDMmemory_9_6_SPECSIG" value="CPU/DM/memory_9_6"/><specSig signal="CPUDMmemory_9_7_SPECSIG" value="CPU/DM/memory_9_7"/><specSig signal="CPUDMmemory_9_8_SPECSIG" value="CPU/DM/memory_9_8"/><specSig signal="CPUDMmemory_9_9_SPECSIG" value="CPU/DM/memory_9_9"/><specSig signal="CPURFmemory_28_0_SPECSIG" value="CPU/RF/memory_28_0"/><specSig signal="CPURFmemory_28_10_SPECSIG" value="CPU/RF/memory_28_10"/><specSig signal="CPURFmemory_28_2_SPECSIG" value="CPU/RF/memory_28_2"/><specSig signal="CPURFmemory_29_0_SPECSIG" value="CPU/RF/memory_29_0"/><specSig signal="CPURFmemory_29_10_SPECSIG" value="CPU/RF/memory_29_10"/><specSig signal="CPURFmemory_29_2_SPECSIG" value="CPU/RF/memory_29_2"/><specSig signal="CPURFmemory_30_0_SPECSIG" value="CPU/RF/memory_30_0"/><specSig signal="CPURFmemory_30_10_SPECSIG" value="CPU/RF/memory_30_10"/><specSig signal="CPURFmemory_30_2_SPECSIG" value="CPU/RF/memory_30_2"/><specSig signal="CPURFmemory_31_0_SPECSIG" value="CPU/RF/memory_31_0"/><specSig signal="CPURFmemory_31_10_SPECSIG" value="CPU/RF/memory_31_10"/><specSig signal="CPURFmemory_31_2_SPECSIG" value="CPU/RF/memory_31_2"/><specSig signal="CPURFmemory_4_0_SPECSIG" value="CPU/RF/memory_4_0"/><specSig signal="CPURFmemory_4_1_SPECSIG" value="CPU/RF/memory_4_1"/><specSig signal="CPURFmemory_4_10_SPECSIG" value="CPU/RF/memory_4_10"/><specSig signal="CPURFmemory_4_11_SPECSIG" value="CPU/RF/memory_4_11"/><specSig signal="CPURFmemory_4_12_SPECSIG" value="CPU/RF/memory_4_12"/><specSig signal="CPURFmemory_4_13_SPECSIG" value="CPU/RF/memory_4_13"/><specSig signal="CPURFmemory_4_14_SPECSIG" value="CPU/RF/memory_4_14"/><specSig signal="CPURFmemory_4_15_SPECSIG" value="CPU/RF/memory_4_15"/><specSig signal="CPURFmemory_4_16_SPECSIG" value="CPU/RF/memory_4_16"/><specSig signal="CPURFmemory_4_17_SPECSIG" value="CPU/RF/memory_4_17"/><specSig signal="CPURFmemory_4_18_SPECSIG" value="CPU/RF/memory_4_18"/><specSig signal="CPURFmemory_4_19_SPECSIG" value="CPU/RF/memory_4_19"/><specSig signal="CPURFmemory_4_2_SPECSIG" value="CPU/RF/memory_4_2"/><specSig signal="CPURFmemory_4_20_SPECSIG" value="CPU/RF/memory_4_20"/><specSig signal="CPURFmemory_4_21_SPECSIG" value="CPU/RF/memory_4_21"/><specSig signal="CPURFmemory_4_22_SPECSIG" value="CPU/RF/memory_4_22"/><specSig signal="CPURFmemory_4_23_SPECSIG" value="CPU/RF/memory_4_23"/><specSig signal="CPURFmemory_4_24_SPECSIG" value="CPU/RF/memory_4_24"/><specSig signal="CPURFmemory_4_25_SPECSIG" value="CPU/RF/memory_4_25"/><specSig signal="CPURFmemory_4_26_SPECSIG" value="CPU/RF/memory_4_26"/><specSig signal="CPURFmemory_4_27_SPECSIG" value="CPU/RF/memory_4_27"/><specSig signal="CPURFmemory_4_28_SPECSIG" value="CPU/RF/memory_4_28"/><specSig signal="CPURFmemory_4_29_SPECSIG" value="CPU/RF/memory_4_29"/><specSig signal="CPURFmemory_4_3_SPECSIG" value="CPU/RF/memory_4_3"/><specSig signal="CPURFmemory_4_30_SPECSIG" value="CPU/RF/memory_4_30"/><specSig signal="CPURFmemory_4_31_SPECSIG" value="CPU/RF/memory_4_31"/><specSig signal="CPURFmemory_4_4_SPECSIG" value="CPU/RF/memory_4_4"/><specSig signal="CPURFmemory_4_5_SPECSIG" value="CPU/RF/memory_4_5"/><specSig signal="CPURFmemory_4_6_SPECSIG" value="CPU/RF/memory_4_6"/><specSig signal="CPURFmemory_4_7_SPECSIG" value="CPU/RF/memory_4_7"/><specSig signal="CPURFmemory_4_8_SPECSIG" value="CPU/RF/memory_4_8"/><specSig signal="CPURFmemory_4_9_SPECSIG" value="CPU/RF/memory_4_9"/><specSig signal="CPURFmemory_5_0_SPECSIG" value="CPU/RF/memory_5_0"/><specSig signal="CPURFmemory_5_1_SPECSIG" value="CPU/RF/memory_5_1"/><specSig signal="CPURFmemory_5_10_SPECSIG" value="CPU/RF/memory_5_10"/><specSig signal="CPURFmemory_5_11_SPECSIG" value="CPU/RF/memory_5_11"/><specSig signal="CPURFmemory_5_12_SPECSIG" value="CPU/RF/memory_5_12"/><specSig signal="CPURFmemory_5_13_SPECSIG" value="CPU/RF/memory_5_13"/><specSig signal="CPURFmemory_5_14_SPECSIG" value="CPU/RF/memory_5_14"/><specSig signal="CPURFmemory_5_15_SPECSIG" value="CPU/RF/memory_5_15"/><specSig signal="CPURFmemory_5_16_SPECSIG" value="CPU/RF/memory_5_16"/><specSig signal="CPURFmemory_5_17_SPECSIG" value="CPU/RF/memory_5_17"/><specSig signal="CPURFmemory_5_18_SPECSIG" value="CPU/RF/memory_5_18"/><specSig signal="CPURFmemory_5_19_SPECSIG" value="CPU/RF/memory_5_19"/><specSig signal="CPURFmemory_5_2_SPECSIG" value="CPU/RF/memory_5_2"/><specSig signal="CPURFmemory_5_20_SPECSIG" value="CPU/RF/memory_5_20"/><specSig signal="CPURFmemory_5_21_SPECSIG" value="CPU/RF/memory_5_21"/><specSig signal="CPURFmemory_5_22_SPECSIG" value="CPU/RF/memory_5_22"/><specSig signal="CPURFmemory_5_23_SPECSIG" value="CPU/RF/memory_5_23"/><specSig signal="CPURFmemory_5_24_SPECSIG" value="CPU/RF/memory_5_24"/><specSig signal="CPURFmemory_5_25_SPECSIG" value="CPU/RF/memory_5_25"/><specSig signal="CPURFmemory_5_26_SPECSIG" value="CPU/RF/memory_5_26"/><specSig signal="CPURFmemory_5_27_SPECSIG" value="CPU/RF/memory_5_27"/><specSig signal="CPURFmemory_5_28_SPECSIG" value="CPU/RF/memory_5_28"/><specSig signal="CPURFmemory_5_29_SPECSIG" value="CPU/RF/memory_5_29"/><specSig signal="CPURFmemory_5_3_SPECSIG" value="CPU/RF/memory_5_3"/><specSig signal="CPURFmemory_5_30_SPECSIG" value="CPU/RF/memory_5_30"/><specSig signal="CPURFmemory_5_31_SPECSIG" value="CPU/RF/memory_5_31"/><specSig signal="CPURFmemory_5_4_SPECSIG" value="CPU/RF/memory_5_4"/><specSig signal="CPURFmemory_5_5_SPECSIG" value="CPU/RF/memory_5_5"/><specSig signal="CPURFmemory_5_6_SPECSIG" value="CPU/RF/memory_5_6"/><specSig signal="CPURFmemory_5_7_SPECSIG" value="CPU/RF/memory_5_7"/><specSig signal="CPURFmemory_5_8_SPECSIG" value="CPU/RF/memory_5_8"/><specSig signal="CPURFmemory_5_9_SPECSIG" value="CPU/RF/memory_5_9"/><specSig signal="CPURFmemory_6_0_SPECSIG" value="CPU/RF/memory_6_0"/><specSig signal="CPURFmemory_6_1_SPECSIG" value="CPU/RF/memory_6_1"/><specSig signal="CPURFmemory_6_10_SPECSIG" value="CPU/RF/memory_6_10"/><specSig signal="CPURFmemory_6_11_SPECSIG" value="CPU/RF/memory_6_11"/><specSig signal="CPURFmemory_6_12_SPECSIG" value="CPU/RF/memory_6_12"/><specSig signal="CPURFmemory_6_13_SPECSIG" value="CPU/RF/memory_6_13"/><specSig signal="CPURFmemory_6_14_SPECSIG" value="CPU/RF/memory_6_14"/><specSig signal="CPURFmemory_6_15_SPECSIG" value="CPU/RF/memory_6_15"/><specSig signal="CPURFmemory_6_16_SPECSIG" value="CPU/RF/memory_6_16"/><specSig signal="CPURFmemory_6_17_SPECSIG" value="CPU/RF/memory_6_17"/><specSig signal="CPURFmemory_6_18_SPECSIG" value="CPU/RF/memory_6_18"/><specSig signal="CPURFmemory_6_19_SPECSIG" value="CPU/RF/memory_6_19"/><specSig signal="CPURFmemory_6_2_SPECSIG" value="CPU/RF/memory_6_2"/><specSig signal="CPURFmemory_6_20_SPECSIG" value="CPU/RF/memory_6_20"/><specSig signal="CPURFmemory_6_21_SPECSIG" value="CPU/RF/memory_6_21"/><specSig signal="CPURFmemory_6_22_SPECSIG" value="CPU/RF/memory_6_22"/><specSig signal="CPURFmemory_6_23_SPECSIG" value="CPU/RF/memory_6_23"/><specSig signal="CPURFmemory_6_24_SPECSIG" value="CPU/RF/memory_6_24"/><specSig signal="CPURFmemory_6_25_SPECSIG" value="CPU/RF/memory_6_25"/><specSig signal="CPURFmemory_6_26_SPECSIG" value="CPU/RF/memory_6_26"/><specSig signal="CPURFmemory_6_27_SPECSIG" value="CPU/RF/memory_6_27"/><specSig signal="CPURFmemory_6_28_SPECSIG" value="CPU/RF/memory_6_28"/><specSig signal="CPURFmemory_6_29_SPECSIG" value="CPU/RF/memory_6_29"/><specSig signal="CPURFmemory_6_3_SPECSIG" value="CPU/RF/memory_6_3"/><specSig signal="CPURFmemory_6_30_SPECSIG" value="CPU/RF/memory_6_30"/><specSig signal="CPURFmemory_6_31_SPECSIG" value="CPU/RF/memory_6_31"/><specSig signal="CPURFmemory_6_4_SPECSIG" value="CPU/RF/memory_6_4"/><specSig signal="CPURFmemory_6_5_SPECSIG" value="CPU/RF/memory_6_5"/><specSig signal="CPURFmemory_6_6_SPECSIG" value="CPU/RF/memory_6_6"/><specSig signal="CPURFmemory_6_7_SPECSIG" value="CPU/RF/memory_6_7"/><specSig signal="CPURFmemory_6_8_SPECSIG" value="CPU/RF/memory_6_8"/><specSig signal="CPURFmemory_6_9_SPECSIG" value="CPU/RF/memory_6_9"/><specSig signal="CPURFmemory_7_0_SPECSIG" value="CPU/RF/memory_7_0"/><specSig signal="CPURFmemory_7_1_SPECSIG" value="CPU/RF/memory_7_1"/><specSig signal="CPURFmemory_7_10_SPECSIG" value="CPU/RF/memory_7_10"/><specSig signal="CPURFmemory_7_11_SPECSIG" value="CPU/RF/memory_7_11"/><specSig signal="CPURFmemory_7_12_SPECSIG" value="CPU/RF/memory_7_12"/><specSig signal="CPURFmemory_7_13_SPECSIG" value="CPU/RF/memory_7_13"/><specSig signal="CPURFmemory_7_14_SPECSIG" value="CPU/RF/memory_7_14"/><specSig signal="CPURFmemory_7_15_SPECSIG" value="CPU/RF/memory_7_15"/><specSig signal="CPURFmemory_7_16_SPECSIG" value="CPU/RF/memory_7_16"/><specSig signal="CPURFmemory_7_17_SPECSIG" value="CPU/RF/memory_7_17"/><specSig signal="CPURFmemory_7_18_SPECSIG" value="CPU/RF/memory_7_18"/><specSig signal="CPURFmemory_7_19_SPECSIG" value="CPU/RF/memory_7_19"/><specSig signal="CPURFmemory_7_2_SPECSIG" value="CPU/RF/memory_7_2"/><specSig signal="CPURFmemory_7_20_SPECSIG" value="CPU/RF/memory_7_20"/><specSig signal="CPURFmemory_7_21_SPECSIG" value="CPU/RF/memory_7_21"/><specSig signal="CPURFmemory_7_22_SPECSIG" value="CPU/RF/memory_7_22"/><specSig signal="CPURFmemory_7_23_SPECSIG" value="CPU/RF/memory_7_23"/><specSig signal="CPURFmemory_7_24_SPECSIG" value="CPU/RF/memory_7_24"/><specSig signal="CPURFmemory_7_25_SPECSIG" value="CPU/RF/memory_7_25"/><specSig signal="CPURFmemory_7_26_SPECSIG" value="CPU/RF/memory_7_26"/><specSig signal="CPURFmemory_7_27_SPECSIG" value="CPU/RF/memory_7_27"/><specSig signal="CPURFmemory_7_28_SPECSIG" value="CPU/RF/memory_7_28"/><specSig signal="CPURFmemory_7_29_SPECSIG" value="CPU/RF/memory_7_29"/><specSig signal="CPURFmemory_7_3_SPECSIG" value="CPU/RF/memory_7_3"/><specSig signal="CPURFmemory_7_30_SPECSIG" value="CPU/RF/memory_7_30"/><specSig signal="CPURFmemory_7_31_SPECSIG" value="CPU/RF/memory_7_31"/><specSig signal="CPURFmemory_7_4_SPECSIG" value="CPU/RF/memory_7_4"/><specSig signal="CPURFmemory_7_5_SPECSIG" value="CPU/RF/memory_7_5"/><specSig signal="CPURFmemory_7_6_SPECSIG" value="CPU/RF/memory_7_6"/><specSig signal="CPURFmemory_7_7_SPECSIG" value="CPU/RF/memory_7_7"/><specSig signal="CPURFmemory_7_8_SPECSIG" value="CPU/RF/memory_7_8"/><specSig signal="CPURFmemory_7_9_SPECSIG" value="CPU/RF/memory_7_9"/><specSig signal="CPUmem10_SPECSIG" value="CPU/mem1&lt;0&gt;"/><specSig signal="CPUmem110_SPECSIG" value="CPU/mem1&lt;10&gt;"/><specSig signal="CPUmem111_SPECSIG" value="CPU/mem1&lt;11&gt;"/><specSig signal="CPUmem112_SPECSIG" value="CPU/mem1&lt;12&gt;"/><specSig signal="CPUmem113_SPECSIG" value="CPU/mem1&lt;13&gt;"/><specSig signal="CPUmem114_SPECSIG" value="CPU/mem1&lt;14&gt;"/><specSig signal="CPUmem115_SPECSIG" value="CPU/mem1&lt;15&gt;"/><specSig signal="CPUmem116_SPECSIG" value="CPU/mem1&lt;16&gt;"/><specSig signal="CPUmem117_SPECSIG" value="CPU/mem1&lt;17&gt;"/><specSig signal="CPUmem118_SPECSIG" value="CPU/mem1&lt;18&gt;"/><specSig signal="CPUmem119_SPECSIG" value="CPU/mem1&lt;19&gt;"/><specSig signal="CPUmem11_SPECSIG" value="CPU/mem1&lt;1&gt;"/><specSig signal="CPUmem120_SPECSIG" value="CPU/mem1&lt;20&gt;"/><specSig signal="CPUmem121_SPECSIG" value="CPU/mem1&lt;21&gt;"/><specSig signal="CPUmem122_SPECSIG" value="CPU/mem1&lt;22&gt;"/><specSig signal="CPUmem123_SPECSIG" value="CPU/mem1&lt;23&gt;"/><specSig signal="CPUmem124_SPECSIG" value="CPU/mem1&lt;24&gt;"/><specSig signal="CPUmem125_SPECSIG" value="CPU/mem1&lt;25&gt;"/><specSig signal="CPUmem126_SPECSIG" value="CPU/mem1&lt;26&gt;"/><specSig signal="CPUmem127_SPECSIG" value="CPU/mem1&lt;27&gt;"/><specSig signal="CPUmem128_SPECSIG" value="CPU/mem1&lt;28&gt;"/><specSig signal="CPUmem129_SPECSIG" value="CPU/mem1&lt;29&gt;"/><specSig signal="CPUmem12_SPECSIG" value="CPU/mem1&lt;2&gt;"/><specSig signal="CPUmem130_SPECSIG" value="CPU/mem1&lt;30&gt;"/><specSig signal="CPUmem131_SPECSIG" value="CPU/mem1&lt;31&gt;"/><specSig signal="CPUmem13_SPECSIG" value="CPU/mem1&lt;3&gt;"/><specSig signal="CPUmem14_SPECSIG" value="CPU/mem1&lt;4&gt;"/><specSig signal="CPUmem15_SPECSIG" value="CPU/mem1&lt;5&gt;"/><specSig signal="CPUmem16_SPECSIG" value="CPU/mem1&lt;6&gt;"/><specSig signal="CPUmem17_SPECSIG" value="CPU/mem1&lt;7&gt;"/><specSig signal="CPUmem18_SPECSIG" value="CPU/mem1&lt;8&gt;"/><specSig signal="CPUmem19_SPECSIG" value="CPU/mem1&lt;9&gt;"/><specSig signal="CPUmem20_SPECSIG" value="CPU/mem2&lt;0&gt;"/><specSig signal="CPUmem210_SPECSIG" value="CPU/mem2&lt;10&gt;"/><specSig signal="CPUmem211_SPECSIG" value="CPU/mem2&lt;11&gt;"/><specSig signal="CPUmem212_SPECSIG" value="CPU/mem2&lt;12&gt;"/><specSig signal="CPUmem213_SPECSIG" value="CPU/mem2&lt;13&gt;"/><specSig signal="CPUmem214_SPECSIG" value="CPU/mem2&lt;14&gt;"/><specSig signal="CPUmem215_SPECSIG" value="CPU/mem2&lt;15&gt;"/><specSig signal="CPUmem216_SPECSIG" value="CPU/mem2&lt;16&gt;"/><specSig signal="CPUmem217_SPECSIG" value="CPU/mem2&lt;17&gt;"/><specSig signal="CPUmem218_SPECSIG" value="CPU/mem2&lt;18&gt;"/><specSig signal="CPUmem219_SPECSIG" value="CPU/mem2&lt;19&gt;"/><specSig signal="CPUmem21_SPECSIG" value="CPU/mem2&lt;1&gt;"/><specSig signal="CPUmem220_SPECSIG" value="CPU/mem2&lt;20&gt;"/><specSig signal="CPUmem221_SPECSIG" value="CPU/mem2&lt;21&gt;"/><specSig signal="CPUmem222_SPECSIG" value="CPU/mem2&lt;22&gt;"/><specSig signal="CPUmem223_SPECSIG" value="CPU/mem2&lt;23&gt;"/><specSig signal="CPUmem224_SPECSIG" value="CPU/mem2&lt;24&gt;"/><specSig signal="CPUmem225_SPECSIG" value="CPU/mem2&lt;25&gt;"/><specSig signal="CPUmem226_SPECSIG" value="CPU/mem2&lt;26&gt;"/><specSig signal="CPUmem227_SPECSIG" value="CPU/mem2&lt;27&gt;"/><specSig signal="CPUmem228_SPECSIG" value="CPU/mem2&lt;28&gt;"/><specSig signal="CPUmem229_SPECSIG" value="CPU/mem2&lt;29&gt;"/><specSig signal="CPUmem22_SPECSIG" value="CPU/mem2&lt;2&gt;"/><specSig signal="CPUmem230_SPECSIG" value="CPU/mem2&lt;30&gt;"/><specSig signal="CPUmem231_SPECSIG" value="CPU/mem2&lt;31&gt;"/><specSig signal="CPUmem23_SPECSIG" value="CPU/mem2&lt;3&gt;"/><specSig signal="CPUmem24_SPECSIG" value="CPU/mem2&lt;4&gt;"/><specSig signal="CPUmem25_SPECSIG" value="CPU/mem2&lt;5&gt;"/><specSig signal="CPUmem26_SPECSIG" value="CPU/mem2&lt;6&gt;"/><specSig signal="CPUmem27_SPECSIG" value="CPU/mem2&lt;7&gt;"/><specSig signal="CPUmem28_SPECSIG" value="CPU/mem2&lt;8&gt;"/><specSig signal="CPUmem29_SPECSIG" value="CPU/mem2&lt;9&gt;"/><specSig signal="CPUt516_SPECSIG" value="CPU/t5&lt;16&gt;"/><specSig signal="CPUt517_SPECSIG" value="CPU/t5&lt;17&gt;"/><specSig signal="CPUt518_SPECSIG" value="CPU/t5&lt;18&gt;"/><specSig signal="CPUt519_SPECSIG" value="CPU/t5&lt;19&gt;"/><specSig signal="CPUt520_SPECSIG" value="CPU/t5&lt;20&gt;"/><specSig signal="CPUt521_SPECSIG" value="CPU/t5&lt;21&gt;"/><specSig signal="CPUt522_SPECSIG" value="CPU/t5&lt;22&gt;"/><specSig signal="CPUt523_SPECSIG" value="CPU/t5&lt;23&gt;"/><specSig signal="CPUt524_SPECSIG" value="CPU/t5&lt;24&gt;"/><specSig signal="CPUt525_SPECSIG" value="CPU/t5&lt;25&gt;"/><specSig signal="CPUt526_SPECSIG" value="CPU/t5&lt;26&gt;"/><specSig signal="CPUt527_SPECSIG" value="CPU/t5&lt;27&gt;"/><specSig signal="CPUt528_SPECSIG" value="CPU/t5&lt;28&gt;"/><specSig signal="CPUt529_SPECSIG" value="CPU/t5&lt;29&gt;"/><specSig signal="CPUt530_SPECSIG" value="CPU/t5&lt;30&gt;"/><specSig signal="CPUt531_SPECSIG" value="CPU/t5&lt;31&gt;"/><specSig signal="CPUID_EX_WBctr1_SPECSIG" value="CPU/ID_EX_WBctr&lt;1&gt;"/><specSig signal="CPUID_EX_extended11_SPECSIG" value="CPU/ID_EX_extended&lt;11&gt;"/><specSig signal="CPUID_EX_extended13_SPECSIG" value="CPU/ID_EX_extended&lt;13&gt;"/><specSig signal="CPUID_EX_extended15_SPECSIG" value="CPU/ID_EX_extended&lt;15&gt;"/><specSig signal="CPUID_EX_extended17_SPECSIG" value="CPU/ID_EX_extended&lt;17&gt;"/><specSig signal="CPUID_EX_extended19_SPECSIG" value="CPU/ID_EX_extended&lt;19&gt;"/><specSig signal="CPUID_EX_extended21_SPECSIG" value="CPU/ID_EX_extended&lt;21&gt;"/><specSig signal="CPUID_EX_extended23_SPECSIG" value="CPU/ID_EX_extended&lt;23&gt;"/><specSig signal="CPUID_EX_extended25_SPECSIG" value="CPU/ID_EX_extended&lt;25&gt;"/><specSig signal="CPUID_EX_extended27_SPECSIG" value="CPU/ID_EX_extended&lt;27&gt;"/><specSig signal="CPUID_EX_extended28_SPECSIG" value="CPU/ID_EX_extended&lt;28&gt;"/><specSig signal="CPUID_EX_extended29_SPECSIG" value="CPU/ID_EX_extended&lt;29&gt;"/><specSig signal="CPUID_EX_extended30_SPECSIG" value="CPU/ID_EX_extended&lt;30&gt;"/><specSig signal="CPUID_EX_extended31_SPECSIG" value="CPU/ID_EX_extended&lt;31&gt;"/><specSig signal="CPUID_EX_extended6_SPECSIG" value="CPU/ID_EX_extended&lt;6&gt;"/><specSig signal="CPUMEM_WB_ALUres0_SPECSIG" value="CPU/MEM_WB_ALUres&lt;0&gt;"/><specSig signal="CPUMEM_WB_ALUres10_SPECSIG" value="CPU/MEM_WB_ALUres&lt;10&gt;"/><specSig signal="CPUMEM_WB_ALUres11_SPECSIG" value="CPU/MEM_WB_ALUres&lt;11&gt;"/><specSig signal="CPUMEM_WB_ALUres12_SPECSIG" value="CPU/MEM_WB_ALUres&lt;12&gt;"/><specSig signal="CPUMEM_WB_ALUres13_SPECSIG" value="CPU/MEM_WB_ALUres&lt;13&gt;"/><specSig signal="CPUMEM_WB_ALUres14_SPECSIG" value="CPU/MEM_WB_ALUres&lt;14&gt;"/><specSig signal="CPUMEM_WB_ALUres15_SPECSIG" value="CPU/MEM_WB_ALUres&lt;15&gt;"/><specSig signal="CPUMEM_WB_ALUres16_SPECSIG" value="CPU/MEM_WB_ALUres&lt;16&gt;"/><specSig signal="CPUMEM_WB_ALUres17_SPECSIG" value="CPU/MEM_WB_ALUres&lt;17&gt;"/><specSig signal="CPUMEM_WB_ALUres18_SPECSIG" value="CPU/MEM_WB_ALUres&lt;18&gt;"/><specSig signal="CPUMEM_WB_ALUres19_SPECSIG" value="CPU/MEM_WB_ALUres&lt;19&gt;"/><specSig signal="CPUMEM_WB_ALUres1_SPECSIG" value="CPU/MEM_WB_ALUres&lt;1&gt;"/><specSig signal="CPUMEM_WB_ALUres20_SPECSIG" value="CPU/MEM_WB_ALUres&lt;20&gt;"/><specSig signal="CPUMEM_WB_ALUres21_SPECSIG" value="CPU/MEM_WB_ALUres&lt;21&gt;"/><specSig signal="CPUMEM_WB_ALUres22_SPECSIG" value="CPU/MEM_WB_ALUres&lt;22&gt;"/><specSig signal="CPUMEM_WB_ALUres23_SPECSIG" value="CPU/MEM_WB_ALUres&lt;23&gt;"/><specSig signal="CPUMEM_WB_ALUres24_SPECSIG" value="CPU/MEM_WB_ALUres&lt;24&gt;"/><specSig signal="CPUMEM_WB_ALUres25_SPECSIG" value="CPU/MEM_WB_ALUres&lt;25&gt;"/><specSig signal="CPUMEM_WB_ALUres26_SPECSIG" value="CPU/MEM_WB_ALUres&lt;26&gt;"/><specSig signal="CPUMEM_WB_ALUres27_SPECSIG" value="CPU/MEM_WB_ALUres&lt;27&gt;"/><specSig signal="CPUMEM_WB_ALUres28_SPECSIG" value="CPU/MEM_WB_ALUres&lt;28&gt;"/><specSig signal="CPUMEM_WB_ALUres29_SPECSIG" value="CPU/MEM_WB_ALUres&lt;29&gt;"/><specSig signal="CPUMEM_WB_ALUres2_SPECSIG" value="CPU/MEM_WB_ALUres&lt;2&gt;"/><specSig signal="CPUMEM_WB_ALUres30_SPECSIG" value="CPU/MEM_WB_ALUres&lt;30&gt;"/><specSig signal="CPUMEM_WB_ALUres31_SPECSIG" value="CPU/MEM_WB_ALUres&lt;31&gt;"/><specSig signal="CPUMEM_WB_ALUres3_SPECSIG" value="CPU/MEM_WB_ALUres&lt;3&gt;"/><specSig signal="CPUMEM_WB_ALUres4_SPECSIG" value="CPU/MEM_WB_ALUres&lt;4&gt;"/><specSig signal="CPUMEM_WB_ALUres5_SPECSIG" value="CPU/MEM_WB_ALUres&lt;5&gt;"/><specSig signal="CPUMEM_WB_ALUres6_SPECSIG" value="CPU/MEM_WB_ALUres&lt;6&gt;"/><specSig signal="CPUMEM_WB_ALUres7_SPECSIG" value="CPU/MEM_WB_ALUres&lt;7&gt;"/><specSig signal="CPUMEM_WB_ALUres8_SPECSIG" value="CPU/MEM_WB_ALUres&lt;8&gt;"/><specSig signal="CPUMEM_WB_ALUres9_SPECSIG" value="CPU/MEM_WB_ALUres&lt;9&gt;"/><specSig signal="ssdin1ssdin&lt;1&gt;_D2_SPECSIG" value="ssdin&lt;1&gt;/ssdin&lt;1&gt;_D2"/><specSig signal="ssdin2ssdin&lt;2&gt;_D2_SPECSIG" value="ssdin&lt;2&gt;/ssdin&lt;2&gt;_D2"/><specSig signal="ssdin0ssdin&lt;0&gt;_D2_SPECSIG" value="ssdin&lt;0&gt;/ssdin&lt;0&gt;_D2"/><specSig signal="ssdin3ssdin&lt;3&gt;_D2_SPECSIG" value="ssdin&lt;3&gt;/ssdin&lt;3&gt;_D2"/><specSig signal="ssddis1_SPECSIG" value="ssddis&lt;1&gt;"/><specSig signal="ssddis2_SPECSIG" value="ssddis&lt;2&gt;"/><specSig signal="ssddis3_SPECSIG" value="ssddis&lt;3&gt;"/><specSig signal="ssddis0_SPECSIG" value="ssddis&lt;0&gt;"/><specSig signal="ssddis4_SPECSIG" value="ssddis&lt;4&gt;"/><specSig signal="ssddis5_SPECSIG" value="ssddis&lt;5&gt;"/><specSig signal="ssddis6_SPECSIG" value="ssddis&lt;6&gt;"/><specSig signal="OpTxFX_DC525_SPECSIG" value="$OpTx$FX_DC$525"/><specSig signal="CPUIF_flushCPUIF_flush_D2UIM_SPECSIG" value="CPU/IF_flush/CPU/IF_flush_D2.UIM"/><specSig signal="OpTxBIN_STEP3479_SPECSIG" value="$OpTx$BIN_STEP$3479"/><specSig signal="CPUCmpinb7CPUCmpinb&lt;7&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;7&gt;/CPU/Cmpinb&lt;7&gt;_D2"/><specSig signal="CPUCmpina7CPUCmpina&lt;7&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;7&gt;/CPU/Cmpina&lt;7&gt;_D2"/><specSig signal="CPUCmpinb6CPUCmpinb&lt;6&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;6&gt;/CPU/Cmpinb&lt;6&gt;_D2"/><specSig signal="CPUCmpina6CPUCmpina&lt;6&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;6&gt;/CPU/Cmpina&lt;6&gt;_D2"/><specSig signal="CPUCmpinb5CPUCmpinb&lt;5&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;5&gt;/CPU/Cmpinb&lt;5&gt;_D2"/><specSig signal="CPUCmpina5CPUCmpina&lt;5&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;5&gt;/CPU/Cmpina&lt;5&gt;_D2"/><specSig signal="CPUCmpinb25CPUCmpinb&lt;25&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;25&gt;/CPU/Cmpinb&lt;25&gt;_D2"/><specSig signal="CPUCmpina25CPUCmpina&lt;25&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;25&gt;/CPU/Cmpina&lt;25&gt;_D2"/><specSig signal="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2_SPECSIG" value="CPU/r1ctrl&lt;0&gt;/CPU/r1ctrl&lt;0&gt;_D2"/><specSig signal="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;0&gt;/CPU/Cmpinb&lt;0&gt;_D2"/><specSig signal="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;10&gt;/CPU/Cmpinb&lt;10&gt;_D2"/><specSig signal="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;2&gt;/CPU/Cmpinb&lt;2&gt;_D2"/><specSig signal="OpTxINV47_SPECSIG" value="$OpTx$INV$47"/><specSig signal="OpTxFX_DC525UIM_SPECSIG" value="$OpTx$FX_DC$525.UIM"/><specSig signal="OpTxINV48_SPECSIG" value="$OpTx$INV$48"/><specSig signal="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2_SPECSIG" value="CPU/r2ctrl&lt;0&gt;/CPU/r2ctrl&lt;0&gt;_D2"/><specSig signal="OpTxFX_DC90_SPECSIG" value="$OpTx$FX_DC$90"/><specSig signal="CPUCmpinb7CPUCmpinb&lt;7&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;7&gt;/CPU/Cmpinb&lt;7&gt;_D2.UIM"/><specSig signal="OpTxFX_DC90UIM_SPECSIG" value="$OpTx$FX_DC$90.UIM"/><specSig signal="CPUIDFr2ctrl110CPUIDFr2ctrl&lt;1&gt;10_D2_SPECSIG" value="CPU/IDF/r2ctrl&lt;1&gt;10/CPU/IDF/r2ctrl&lt;1&gt;10_D2"/><specSig signal="OpTxINV48UIM_SPECSIG" value="$OpTx$INV$48.UIM"/><specSig signal="CPUIDFr2ctrl110CPUIDFr2ctrl&lt;1&gt;10_D2UIM_SPECSIG" value="CPU/IDF/r2ctrl&lt;1&gt;10/CPU/IDF/r2ctrl&lt;1&gt;10_D2.UIM"/><specSig signal="CPUr1ctrl0CPUr1ctrl&lt;0&gt;_D2UIM_SPECSIG" value="CPU/r1ctrl&lt;0&gt;/CPU/r1ctrl&lt;0&gt;_D2.UIM"/><specSig signal="OpTxINV47UIM_SPECSIG" value="$OpTx$INV$47.UIM"/><specSig signal="CPUr2ctrl0CPUr2ctrl&lt;0&gt;_D2UIM_SPECSIG" value="CPU/r2ctrl&lt;0&gt;/CPU/r2ctrl&lt;0&gt;_D2.UIM"/><specSig signal="CPUCmpina7CPUCmpina&lt;7&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;7&gt;/CPU/Cmpina&lt;7&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3473UIM_SPECSIG" value="$OpTx$BIN_OR$3473.UIM"/><specSig signal="CPUCmpinb6CPUCmpinb&lt;6&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;6&gt;/CPU/Cmpinb&lt;6&gt;_D2.UIM"/><specSig signal="CPUCmpina6CPUCmpina&lt;6&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;6&gt;/CPU/Cmpina&lt;6&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3471UIM_SPECSIG" value="$OpTx$BIN_OR$3471.UIM"/><specSig signal="CPUCmpinb5CPUCmpinb&lt;5&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;5&gt;/CPU/Cmpinb&lt;5&gt;_D2.UIM"/><specSig signal="CPUCmpina5CPUCmpina&lt;5&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;5&gt;/CPU/Cmpina&lt;5&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3469UIM_SPECSIG" value="$OpTx$BIN_OR$3469.UIM"/><specSig signal="CPUCmpinb25CPUCmpinb&lt;25&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;25&gt;/CPU/Cmpinb&lt;25&gt;_D2.UIM"/><specSig signal="CPUCmpina25CPUCmpina&lt;25&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;25&gt;/CPU/Cmpina&lt;25&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3449UIM_SPECSIG" value="$OpTx$BIN_OR$3449.UIM"/><specSig signal="CPUCmpinb31CPUCmpinb&lt;31&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;31&gt;/CPU/Cmpinb&lt;31&gt;_D2"/><specSig signal="CPUCmpina31CPUCmpina&lt;31&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;31&gt;/CPU/Cmpina&lt;31&gt;_D2"/><specSig signal="CPUCmpina1CPUCmpina&lt;1&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;1&gt;/CPU/Cmpina&lt;1&gt;_D2"/><specSig signal="CPUCmpinb1CPUCmpinb&lt;1&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;1&gt;/CPU/Cmpinb&lt;1&gt;_D2"/><specSig signal="CPUCmpina21CPUCmpina&lt;21&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;21&gt;/CPU/Cmpina&lt;21&gt;_D2"/><specSig signal="CPUCmpinb21CPUCmpinb&lt;21&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;21&gt;/CPU/Cmpinb&lt;21&gt;_D2"/><specSig signal="CPUCmpina9CPUCmpina&lt;9&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;9&gt;/CPU/Cmpina&lt;9&gt;_D2"/><specSig signal="CPUCmpinb9CPUCmpinb&lt;9&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;9&gt;/CPU/Cmpinb&lt;9&gt;_D2"/><specSig signal="CPUCmpinb29CPUCmpinb&lt;29&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;29&gt;/CPU/Cmpinb&lt;29&gt;_D2"/><specSig signal="CPUCmpina29CPUCmpina&lt;29&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;29&gt;/CPU/Cmpina&lt;29&gt;_D2"/><specSig signal="CPUCmpinb30CPUCmpinb&lt;30&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;30&gt;/CPU/Cmpinb&lt;30&gt;_D2"/><specSig signal="CPUCmpina30CPUCmpina&lt;30&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;30&gt;/CPU/Cmpina&lt;30&gt;_D2"/><specSig signal="CPUCmpinb28CPUCmpinb&lt;28&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;28&gt;/CPU/Cmpinb&lt;28&gt;_D2"/><specSig signal="CPUCmpina28CPUCmpina&lt;28&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;28&gt;/CPU/Cmpina&lt;28&gt;_D2"/><specSig signal="CPUCmpinb27CPUCmpinb&lt;27&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;27&gt;/CPU/Cmpinb&lt;27&gt;_D2"/><specSig signal="CPUCmpina27CPUCmpina&lt;27&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;27&gt;/CPU/Cmpina&lt;27&gt;_D2"/><specSig signal="CPUCmpinb20CPUCmpinb&lt;20&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;20&gt;/CPU/Cmpinb&lt;20&gt;_D2"/><specSig signal="CPUCmpina20CPUCmpina&lt;20&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;20&gt;/CPU/Cmpina&lt;20&gt;_D2"/><specSig signal="CPUCmpinb22CPUCmpinb&lt;22&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;22&gt;/CPU/Cmpinb&lt;22&gt;_D2"/><specSig signal="CPUCmpina22CPUCmpina&lt;22&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;22&gt;/CPU/Cmpina&lt;22&gt;_D2"/><specSig signal="CPUCmpinb18CPUCmpinb&lt;18&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;18&gt;/CPU/Cmpinb&lt;18&gt;_D2"/><specSig signal="CPUCmpina18CPUCmpina&lt;18&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;18&gt;/CPU/Cmpina&lt;18&gt;_D2"/><specSig signal="CPUCmpinb19CPUCmpinb&lt;19&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;19&gt;/CPU/Cmpinb&lt;19&gt;_D2"/><specSig signal="CPUCmpina19CPUCmpina&lt;19&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;19&gt;/CPU/Cmpina&lt;19&gt;_D2"/><specSig signal="CPUCmpinb23CPUCmpinb&lt;23&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;23&gt;/CPU/Cmpinb&lt;23&gt;_D2"/><specSig signal="CPUCmpina23CPUCmpina&lt;23&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;23&gt;/CPU/Cmpina&lt;23&gt;_D2"/><specSig signal="CPUCmpinb24CPUCmpinb&lt;24&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;24&gt;/CPU/Cmpinb&lt;24&gt;_D2"/><specSig signal="CPUCmpina24CPUCmpina&lt;24&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;24&gt;/CPU/Cmpina&lt;24&gt;_D2"/><specSig signal="CPUCmpinb26CPUCmpinb&lt;26&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;26&gt;/CPU/Cmpinb&lt;26&gt;_D2"/><specSig signal="CPUCmpina26CPUCmpina&lt;26&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;26&gt;/CPU/Cmpina&lt;26&gt;_D2"/><specSig signal="CPUCmpinb8CPUCmpinb&lt;8&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;8&gt;/CPU/Cmpinb&lt;8&gt;_D2"/><specSig signal="CPUCmpina8CPUCmpina&lt;8&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;8&gt;/CPU/Cmpina&lt;8&gt;_D2"/><specSig signal="CPUCmpinb15CPUCmpinb&lt;15&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;15&gt;/CPU/Cmpinb&lt;15&gt;_D2"/><specSig signal="CPUCmpina15CPUCmpina&lt;15&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;15&gt;/CPU/Cmpina&lt;15&gt;_D2"/><specSig signal="CPUCmpinb17CPUCmpinb&lt;17&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;17&gt;/CPU/Cmpinb&lt;17&gt;_D2"/><specSig signal="CPUCmpina17CPUCmpina&lt;17&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;17&gt;/CPU/Cmpina&lt;17&gt;_D2"/><specSig signal="CPUCmpinb16CPUCmpinb&lt;16&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;16&gt;/CPU/Cmpinb&lt;16&gt;_D2"/><specSig signal="CPUCmpina16CPUCmpina&lt;16&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;16&gt;/CPU/Cmpina&lt;16&gt;_D2"/><specSig signal="CPUCmpinb12CPUCmpinb&lt;12&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;12&gt;/CPU/Cmpinb&lt;12&gt;_D2"/><specSig signal="CPUCmpina12CPUCmpina&lt;12&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;12&gt;/CPU/Cmpina&lt;12&gt;_D2"/><specSig signal="CPUCmpinb11CPUCmpinb&lt;11&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;11&gt;/CPU/Cmpinb&lt;11&gt;_D2"/><specSig signal="CPUCmpina11CPUCmpina&lt;11&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;11&gt;/CPU/Cmpina&lt;11&gt;_D2"/><specSig signal="CPUCmpinb13CPUCmpinb&lt;13&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;13&gt;/CPU/Cmpinb&lt;13&gt;_D2"/><specSig signal="CPUCmpina13CPUCmpina&lt;13&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;13&gt;/CPU/Cmpina&lt;13&gt;_D2"/><specSig signal="CPUCmpinb14CPUCmpinb&lt;14&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;14&gt;/CPU/Cmpinb&lt;14&gt;_D2"/><specSig signal="CPUCmpina14CPUCmpina&lt;14&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;14&gt;/CPU/Cmpina&lt;14&gt;_D2"/><specSig signal="CPUCmpinb4CPUCmpinb&lt;4&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;4&gt;/CPU/Cmpinb&lt;4&gt;_D2"/><specSig signal="CPUCmpina4CPUCmpina&lt;4&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;4&gt;/CPU/Cmpina&lt;4&gt;_D2"/><specSig signal="CPUCmpinb3CPUCmpinb&lt;3&gt;_D2_SPECSIG" value="CPU/Cmpinb&lt;3&gt;/CPU/Cmpinb&lt;3&gt;_D2"/><specSig signal="CPUCmpina3CPUCmpina&lt;3&gt;_D2_SPECSIG" value="CPU/Cmpina&lt;3&gt;/CPU/Cmpina&lt;3&gt;_D2"/><specSig signal="OpTxBIN_STEP3479UIM_SPECSIG" value="$OpTx$BIN_STEP$3479.UIM"/><specSig signal="CPUCmpinb31CPUCmpinb&lt;31&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;31&gt;/CPU/Cmpinb&lt;31&gt;_D2.UIM"/><specSig signal="CPUCmpina31CPUCmpina&lt;31&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;31&gt;/CPU/Cmpina&lt;31&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3463UIM_SPECSIG" value="$OpTx$BIN_OR$3463.UIM"/><specSig signal="CPUCmpina1CPUCmpina&lt;1&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;1&gt;/CPU/Cmpina&lt;1&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3437UIM_SPECSIG" value="$OpTx$BIN_OR$3437.UIM"/><specSig signal="CPUCmpinb1CPUCmpinb&lt;1&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;1&gt;/CPU/Cmpinb&lt;1&gt;_D2.UIM"/><specSig signal="CPUCmpina21CPUCmpina&lt;21&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;21&gt;/CPU/Cmpina&lt;21&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3441UIM_SPECSIG" value="$OpTx$BIN_OR$3441.UIM"/><specSig signal="CPUCmpinb21CPUCmpinb&lt;21&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;21&gt;/CPU/Cmpinb&lt;21&gt;_D2.UIM"/><specSig signal="CPUCmpina9CPUCmpina&lt;9&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;9&gt;/CPU/Cmpina&lt;9&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3477UIM_SPECSIG" value="$OpTx$BIN_OR$3477.UIM"/><specSig signal="CPUCmpinb9CPUCmpinb&lt;9&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;9&gt;/CPU/Cmpinb&lt;9&gt;_D2.UIM"/><specSig signal="CPUCmpinb29CPUCmpinb&lt;29&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;29&gt;/CPU/Cmpinb&lt;29&gt;_D2.UIM"/><specSig signal="CPUCmpina29CPUCmpina&lt;29&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;29&gt;/CPU/Cmpina&lt;29&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3457UIM_SPECSIG" value="$OpTx$BIN_OR$3457.UIM"/><specSig signal="CPUCmpinb30CPUCmpinb&lt;30&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;30&gt;/CPU/Cmpinb&lt;30&gt;_D2.UIM"/><specSig signal="CPUCmpina30CPUCmpina&lt;30&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;30&gt;/CPU/Cmpina&lt;30&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3461UIM_SPECSIG" value="$OpTx$BIN_OR$3461.UIM"/><specSig signal="CPUCmpinb28CPUCmpinb&lt;28&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;28&gt;/CPU/Cmpinb&lt;28&gt;_D2.UIM"/><specSig signal="CPUCmpina28CPUCmpina&lt;28&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;28&gt;/CPU/Cmpina&lt;28&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3455UIM_SPECSIG" value="$OpTx$BIN_OR$3455.UIM"/><specSig signal="CPUCmpinb27CPUCmpinb&lt;27&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;27&gt;/CPU/Cmpinb&lt;27&gt;_D2.UIM"/><specSig signal="CPUCmpina27CPUCmpina&lt;27&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;27&gt;/CPU/Cmpina&lt;27&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3453UIM_SPECSIG" value="$OpTx$BIN_OR$3453.UIM"/><specSig signal="CPUCmpinb20CPUCmpinb&lt;20&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;20&gt;/CPU/Cmpinb&lt;20&gt;_D2.UIM"/><specSig signal="CPUCmpina20CPUCmpina&lt;20&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;20&gt;/CPU/Cmpina&lt;20&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3439UIM_SPECSIG" value="$OpTx$BIN_OR$3439.UIM"/><specSig signal="CPUCmpinb22CPUCmpinb&lt;22&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;22&gt;/CPU/Cmpinb&lt;22&gt;_D2.UIM"/><specSig signal="CPUCmpina22CPUCmpina&lt;22&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;22&gt;/CPU/Cmpina&lt;22&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3443UIM_SPECSIG" value="$OpTx$BIN_OR$3443.UIM"/><specSig signal="CPUCmpinb18CPUCmpinb&lt;18&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;18&gt;/CPU/Cmpinb&lt;18&gt;_D2.UIM"/><specSig signal="CPUCmpina18CPUCmpina&lt;18&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;18&gt;/CPU/Cmpina&lt;18&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3433UIM_SPECSIG" value="$OpTx$BIN_OR$3433.UIM"/><specSig signal="CPUCmpinb19CPUCmpinb&lt;19&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;19&gt;/CPU/Cmpinb&lt;19&gt;_D2.UIM"/><specSig signal="CPUCmpina19CPUCmpina&lt;19&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;19&gt;/CPU/Cmpina&lt;19&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3435UIM_SPECSIG" value="$OpTx$BIN_OR$3435.UIM"/><specSig signal="CPUCmpinb23CPUCmpinb&lt;23&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;23&gt;/CPU/Cmpinb&lt;23&gt;_D2.UIM"/><specSig signal="CPUCmpina23CPUCmpina&lt;23&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;23&gt;/CPU/Cmpina&lt;23&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3445UIM_SPECSIG" value="$OpTx$BIN_OR$3445.UIM"/><specSig signal="CPUCmpinb24CPUCmpinb&lt;24&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;24&gt;/CPU/Cmpinb&lt;24&gt;_D2.UIM"/><specSig signal="CPUCmpina24CPUCmpina&lt;24&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;24&gt;/CPU/Cmpina&lt;24&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3447UIM_SPECSIG" value="$OpTx$BIN_OR$3447.UIM"/><specSig signal="CPUCmpinb26CPUCmpinb&lt;26&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;26&gt;/CPU/Cmpinb&lt;26&gt;_D2.UIM"/><specSig signal="CPUCmpina26CPUCmpina&lt;26&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;26&gt;/CPU/Cmpina&lt;26&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3451UIM_SPECSIG" value="$OpTx$BIN_OR$3451.UIM"/><specSig signal="CPUCmpinb8CPUCmpinb&lt;8&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;8&gt;/CPU/Cmpinb&lt;8&gt;_D2.UIM"/><specSig signal="CPUCmpina8CPUCmpina&lt;8&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;8&gt;/CPU/Cmpina&lt;8&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3475UIM_SPECSIG" value="$OpTx$BIN_OR$3475.UIM"/><specSig signal="CPUCmpinb15CPUCmpinb&lt;15&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;15&gt;/CPU/Cmpinb&lt;15&gt;_D2.UIM"/><specSig signal="CPUCmpina15CPUCmpina&lt;15&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;15&gt;/CPU/Cmpina&lt;15&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3427UIM_SPECSIG" value="$OpTx$BIN_OR$3427.UIM"/><specSig signal="CPUCmpinb17CPUCmpinb&lt;17&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;17&gt;/CPU/Cmpinb&lt;17&gt;_D2.UIM"/><specSig signal="CPUCmpina17CPUCmpina&lt;17&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;17&gt;/CPU/Cmpina&lt;17&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3431UIM_SPECSIG" value="$OpTx$BIN_OR$3431.UIM"/><specSig signal="CPUCmpinb16CPUCmpinb&lt;16&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;16&gt;/CPU/Cmpinb&lt;16&gt;_D2.UIM"/><specSig signal="CPUCmpina16CPUCmpina&lt;16&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;16&gt;/CPU/Cmpina&lt;16&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3429UIM_SPECSIG" value="$OpTx$BIN_OR$3429.UIM"/><specSig signal="CPUCmpinb12CPUCmpinb&lt;12&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;12&gt;/CPU/Cmpinb&lt;12&gt;_D2.UIM"/><specSig signal="CPUCmpina12CPUCmpina&lt;12&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;12&gt;/CPU/Cmpina&lt;12&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3421UIM_SPECSIG" value="$OpTx$BIN_OR$3421.UIM"/><specSig signal="CPUCmpinb11CPUCmpinb&lt;11&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;11&gt;/CPU/Cmpinb&lt;11&gt;_D2.UIM"/><specSig signal="CPUCmpina11CPUCmpina&lt;11&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;11&gt;/CPU/Cmpina&lt;11&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3419UIM_SPECSIG" value="$OpTx$BIN_OR$3419.UIM"/><specSig signal="CPUCmpinb13CPUCmpinb&lt;13&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;13&gt;/CPU/Cmpinb&lt;13&gt;_D2.UIM"/><specSig signal="CPUCmpina13CPUCmpina&lt;13&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;13&gt;/CPU/Cmpina&lt;13&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3423UIM_SPECSIG" value="$OpTx$BIN_OR$3423.UIM"/><specSig signal="CPUCmpinb14CPUCmpinb&lt;14&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;14&gt;/CPU/Cmpinb&lt;14&gt;_D2.UIM"/><specSig signal="CPUCmpina14CPUCmpina&lt;14&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;14&gt;/CPU/Cmpina&lt;14&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3425UIM_SPECSIG" value="$OpTx$BIN_OR$3425.UIM"/><specSig signal="CPUCmpinb4CPUCmpinb&lt;4&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;4&gt;/CPU/Cmpinb&lt;4&gt;_D2.UIM"/><specSig signal="CPUCmpina4CPUCmpina&lt;4&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;4&gt;/CPU/Cmpina&lt;4&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3467UIM_SPECSIG" value="$OpTx$BIN_OR$3467.UIM"/><specSig signal="CPUCmpinb3CPUCmpinb&lt;3&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;3&gt;/CPU/Cmpinb&lt;3&gt;_D2.UIM"/><specSig signal="CPUCmpina3CPUCmpina&lt;3&gt;_D2UIM_SPECSIG" value="CPU/Cmpina&lt;3&gt;/CPU/Cmpina&lt;3&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3465UIM_SPECSIG" value="$OpTx$BIN_OR$3465.UIM"/><specSig signal="OpTxBIN_OR3415_SPECSIG" value="$OpTx$BIN_OR$3415"/><specSig signal="BUF_CPUID_EX_r10UIM_SPECSIG" value="BUF_CPU/ID_EX_r1&lt;0&gt;.UIM"/><specSig signal="OpTxBIN_OR3415UIM_SPECSIG" value="$OpTx$BIN_OR$3415.UIM"/><specSig signal="CPUCmpinb0CPUCmpinb&lt;0&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;0&gt;/CPU/Cmpinb&lt;0&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3417_SPECSIG" value="$OpTx$BIN_OR$3417"/><specSig signal="BUF_CPUID_EX_r110UIM_SPECSIG" value="BUF_CPU/ID_EX_r1&lt;10&gt;.UIM"/><specSig signal="OpTxBIN_OR3417UIM_SPECSIG" value="$OpTx$BIN_OR$3417.UIM"/><specSig signal="CPUCmpinb10CPUCmpinb&lt;10&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;10&gt;/CPU/Cmpinb&lt;10&gt;_D2.UIM"/><specSig signal="OpTxBIN_OR3459_SPECSIG" value="$OpTx$BIN_OR$3459"/><specSig signal="BUF_CPUID_EX_r12UIM_SPECSIG" value="BUF_CPU/ID_EX_r1&lt;2&gt;.UIM"/><specSig signal="OpTxBIN_OR3459UIM_SPECSIG" value="$OpTx$BIN_OR$3459.UIM"/><specSig signal="CPUCmpinb2CPUCmpinb&lt;2&gt;_D2UIM_SPECSIG" value="CPU/Cmpinb&lt;2&gt;/CPU/Cmpinb&lt;2&gt;_D2.UIM"/><specSig signal="CPUHDstall1CPUHDstall1_D2_SPECSIG" value="CPU/HD/stall1/CPU/HD/stall1_D2"/><specSig signal="OpTxFX_DC510_SPECSIG" value="$OpTx$FX_DC$510"/><specSig signal="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2_SPECSIG" value="CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2"/><specSig signal="OpTxFX_DC544_SPECSIG" value="$OpTx$FX_DC$544"/><specSig signal="OpTxFX_DC538_SPECSIG" value="$OpTx$FX_DC$538"/><specSig signal="OpTxFX_DC388_SPECSIG" value="$OpTx$FX_DC$388"/><specSig signal="OpTxFX_DC509_SPECSIG" value="$OpTx$FX_DC$509"/><specSig signal="OpTxFX_DC508_SPECSIG" value="$OpTx$FX_DC$508"/><specSig signal="OpTxFX_DC507_SPECSIG" value="$OpTx$FX_DC$507"/><specSig signal="OpTxFX_DC160_SPECSIG" value="$OpTx$FX_DC$160"/><specSig signal="CPUstallCPUstall_D2UIM_SPECSIG" value="CPU/stall/CPU/stall_D2.UIM"/><specSig signal="CPUIDFr1ctrl_and0003CPUIDFr1ctrl_and0003_D2UIM_SPECSIG" value="CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2.UIM"/><specSig signal="OpTxFX_DC160UIM_SPECSIG" value="$OpTx$FX_DC$160.UIM"/><specSig signal="OpTxFX_DC544UIM_SPECSIG" value="$OpTx$FX_DC$544.UIM"/><specSig signal="OpTxFX_DC388UIM_SPECSIG" value="$OpTx$FX_DC$388.UIM"/><specSig signal="OpTxFX_DC538UIM_SPECSIG" value="$OpTx$FX_DC$538.UIM"/><specSig signal="OpTxFX_DC509UIM_SPECSIG" value="$OpTx$FX_DC$509.UIM"/><specSig signal="OpTxFX_DC508UIM_SPECSIG" value="$OpTx$FX_DC$508.UIM"/><specSig signal="OpTxFX_DC507UIM_SPECSIG" value="$OpTx$FX_DC$507.UIM"/><specSig signal="OpTxFX_DC545_SPECSIG" value="$OpTx$FX_DC$545"/><specSig signal="OpTxFX_SC352_SPECSIG" value="$OpTx$FX_SC$352"/><specSig signal="CPUHDstall1CPUHDstall1_D2UIM_SPECSIG" value="CPU/HD/stall1/CPU/HD/stall1_D2.UIM"/><specSig signal="OpTxFX_SC352UIM_SPECSIG" value="$OpTx$FX_SC$352.UIM"/><specSig signal="OpTxFX_DC545UIM_SPECSIG" value="$OpTx$FX_DC$545.UIM"/><specSig signal="OpTxFX_DC510UIM_SPECSIG" value="$OpTx$FX_DC$510.UIM"/><specSig signal="CPUJumpCPUJump_D2UIM_SPECSIG" value="CPU/Jump/CPU/Jump_D2.UIM"/><specSig signal="CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2_SPECSIG" value="CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2"/><specSig signal="CPUALUsrca0CPUALUsrca&lt;0&gt;_D2UIM_SPECSIG" value="CPU/ALUsrca&lt;0&gt;/CPU/ALUsrca&lt;0&gt;_D2.UIM"/><specSig signal="CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2UIM_SPECSIG" value="CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2.UIM"/><specSig signal="OpTxFX_DC115UIM_SPECSIG" value="$OpTx$FX_DC$115.UIM"/><specSig signal="OpTxINV45UIM_SPECSIG" value="$OpTx$INV$45.UIM"/><specSig signal="CPUALUina2CPUALUina&lt;2&gt;_D22081__SPECSIG" value="CPU/ALUina&lt;2&gt;/CPU/ALUina&lt;2&gt;_D22081_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result2__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;2&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina2CPUALUina&lt;2&gt;_D22081_UIM_SPECSIG" value="CPU/ALUina&lt;2&gt;/CPU/ALUina&lt;2&gt;_D22081_.UIM"/><specSig signal="CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2_SPECSIG" value="CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2"/><specSig signal="CPUALUsrcb0CPUALUsrcb&lt;0&gt;_D2UIM_SPECSIG" value="CPU/ALUsrcb&lt;0&gt;/CPU/ALUsrcb&lt;0&gt;_D2.UIM"/><specSig signal="CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000CPUEXFMcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2UIM_SPECSIG" value="CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2.UIM"/><specSig signal="OpTxINV46UIM_SPECSIG" value="$OpTx$INV$46.UIM"/><specSig signal="CPUALUctr1CPUALUctr&lt;1&gt;_D2UIM_SPECSIG" value="CPU/ALUctr&lt;1&gt;/CPU/ALUctr&lt;1&gt;_D2.UIM"/><specSig signal="CPUALUctr2CPUALUctr&lt;2&gt;_D2UIM_SPECSIG" value="CPU/ALUctr&lt;2&gt;/CPU/ALUctr&lt;2&gt;_D2.UIM"/><specSig signal="CPUALUctr0CPUALUctr&lt;0&gt;_D2UIM_SPECSIG" value="CPU/ALUctr&lt;0&gt;/CPU/ALUctr&lt;0&gt;_D2.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result1__xor0000CPUaluMsub_Diff_Mxor_Result&lt;1&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;1&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;1&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb1CPUALUinb&lt;1&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;1&gt;/CPU/ALUinb&lt;1&gt;_D2.UIM"/><specSig signal="OpTxFX_DC117UIM_SPECSIG" value="$OpTx$FX_DC$117.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__and0000CPUaluMadd_ALUResult_addsub0000__and0000_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2.UIM"/><specSig signal="OpTxFX_DC118UIM_SPECSIG" value="$OpTx$FX_DC$118.UIM"/><specSig signal="CPUaluMsub_Diff__or0000CPUaluMsub_Diff__or0000_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result3__xor0000CPUaluMsub_Diff_Mxor_Result&lt;3&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;3&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;3&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb3CPUALUinb&lt;3&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;3&gt;/CPU/ALUinb&lt;3&gt;_D2.UIM"/><specSig signal="OpTxFX_DC114UIM_SPECSIG" value="$OpTx$FX_DC$114.UIM"/><specSig signal="CPUaluMsub_Diff__or0002CPUaluMsub_Diff__or0002_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2.UIM"/><specSig signal="CPUALUina4CPUALUina&lt;4&gt;_D22084__SPECSIG" value="CPU/ALUina&lt;4&gt;/CPU/ALUina&lt;4&gt;_D22084_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result4__xor0000CPUaluMsub_Diff_Mxor_Result&lt;4&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;4&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;4&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina4CPUALUina&lt;4&gt;_D22084_UIM_SPECSIG" value="CPU/ALUina&lt;4&gt;/CPU/ALUina&lt;4&gt;_D22084_.UIM"/><specSig signal="OpTxFX_DC113UIM_SPECSIG" value="$OpTx$FX_DC$113.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result5__xor0000CPUaluMsub_Diff_Mxor_Result&lt;5&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;5&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;5&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb5CPUALUinb&lt;5&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;5&gt;/CPU/ALUinb&lt;5&gt;_D2.UIM"/><specSig signal="OpTxFX_DC112UIM_SPECSIG" value="$OpTx$FX_DC$112.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0003CPUaluMadd_ALUResult_addsub0000__or0003_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2.UIM"/><specSig signal="CPUALUina6CPUALUina&lt;6&gt;_D22086__SPECSIG" value="CPU/ALUina&lt;6&gt;/CPU/ALUina&lt;6&gt;_D22086_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result6__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;6&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina6CPUALUina&lt;6&gt;_D22086_UIM_SPECSIG" value="CPU/ALUina&lt;6&gt;/CPU/ALUina&lt;6&gt;_D22086_.UIM"/><specSig signal="OpTxFX_DC111UIM_SPECSIG" value="$OpTx$FX_DC$111.UIM"/><specSig signal="OpTxFX_DC108UIM_SPECSIG" value="$OpTx$FX_DC$108.UIM"/><specSig signal="OpTxFX_DC107UIM_SPECSIG" value="$OpTx$FX_DC$107.UIM"/><specSig signal="OpTxFX_DC105UIM_SPECSIG" value="$OpTx$FX_DC$105.UIM"/><specSig signal="OpTxFX_DC104UIM_SPECSIG" value="$OpTx$FX_DC$104.UIM"/><specSig signal="CPUMEM_WB_res14CPUMEM_WB_res&lt;14&gt;_D2UIM_SPECSIG" value="CPU/MEM_WB_res&lt;14&gt;/CPU/MEM_WB_res&lt;14&gt;_D2.UIM"/><specSig signal="OpTxFX_DC103UIM_SPECSIG" value="$OpTx$FX_DC$103.UIM"/><specSig signal="OpTxFX_DC102UIM_SPECSIG" value="$OpTx$FX_DC$102.UIM"/><specSig signal="OpTxFX_DC101UIM_SPECSIG" value="$OpTx$FX_DC$101.UIM"/><specSig signal="OpTxFX_DC100UIM_SPECSIG" value="$OpTx$FX_DC$100.UIM"/><specSig signal="OpTxFX_DC99UIM_SPECSIG" value="$OpTx$FX_DC$99.UIM"/><specSig signal="OpTxFX_DC98UIM_SPECSIG" value="$OpTx$FX_DC$98.UIM"/><specSig signal="OpTxFX_DC97UIM_SPECSIG" value="$OpTx$FX_DC$97.UIM"/><specSig signal="OpTxFX_DC123UIM_SPECSIG" value="$OpTx$FX_DC$123.UIM"/><specSig signal="OpTxFX_DC122UIM_SPECSIG" value="$OpTx$FX_DC$122.UIM"/><specSig signal="OpTxFX_DC121UIM_SPECSIG" value="$OpTx$FX_DC$121.UIM"/><specSig signal="OpTxFX_DC120UIM_SPECSIG" value="$OpTx$FX_DC$120.UIM"/><specSig signal="CPUMEM_WB_res26CPUMEM_WB_res&lt;26&gt;_D2UIM_SPECSIG" value="CPU/MEM_WB_res&lt;26&gt;/CPU/MEM_WB_res&lt;26&gt;_D2.UIM"/><specSig signal="OpTxFX_DC124UIM_SPECSIG" value="$OpTx$FX_DC$124.UIM"/><specSig signal="OpTxFX_DC119UIM_SPECSIG" value="$OpTx$FX_DC$119.UIM"/><specSig signal="OpTxFX_DC116UIM_SPECSIG" value="$OpTx$FX_DC$116.UIM"/><specSig signal="OpTxFX_DC106UIM_SPECSIG" value="$OpTx$FX_DC$106.UIM"/><specSig signal="OpTxFX_DC96UIM_SPECSIG" value="$OpTx$FX_DC$96.UIM"/><specSig signal="OpTxFX_DC110UIM_SPECSIG" value="$OpTx$FX_DC$110.UIM"/><specSig signal="OpTxFX_DC109UIM_SPECSIG" value="$OpTx$FX_DC$109.UIM"/><specSig signal="CPUMEM_WB_res9CPUMEM_WB_res&lt;9&gt;_D2UIM_SPECSIG" value="CPU/MEM_WB_res&lt;9&gt;/CPU/MEM_WB_res&lt;9&gt;_D2.UIM"/><specSig signal="CPUALUina31CPUALUina&lt;31&gt;_D22101__SPECSIG" value="CPU/ALUina&lt;31&gt;/CPU/ALUina&lt;31&gt;_D22101_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result31__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;31&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina31CPUALUina&lt;31&gt;_D22101_UIM_SPECSIG" value="CPU/ALUina&lt;31&gt;/CPU/ALUina&lt;31&gt;_D22101_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result29__xor0000CPUaluMsub_Diff_Mxor_Result&lt;29&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;29&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;29&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb29CPUALUinb&lt;29&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;29&gt;/CPU/ALUinb&lt;29&gt;_D2.UIM"/><specSig signal="CPUaluMsub_Diff__or0028CPUaluMsub_Diff__or0028_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2.UIM"/><specSig signal="CPUALUina28CPUALUina&lt;28&gt;_D22079__SPECSIG" value="CPU/ALUina&lt;28&gt;/CPU/ALUina&lt;28&gt;_D22079_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result28__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;28&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina28CPUALUina&lt;28&gt;_D22079_UIM_SPECSIG" value="CPU/ALUina&lt;28&gt;/CPU/ALUina&lt;28&gt;_D22079_.UIM"/><specSig signal="CPUALUinb27CPUALUinb&lt;27&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;27&gt;/CPU/ALUinb&lt;27&gt;_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result27__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;27&gt;__xor0000_D.UIM"/><specSig signal="CPUaluMsub_Diff__or0026CPUaluMsub_Diff__or0026_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2.UIM"/><specSig signal="CPUALUina24CPUALUina&lt;24&gt;_D22075__SPECSIG" value="CPU/ALUina&lt;24&gt;/CPU/ALUina&lt;24&gt;_D22075_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result24__xor0000CPUaluMsub_Diff_Mxor_Result&lt;24&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;24&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;24&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina24CPUALUina&lt;24&gt;_D22075_UIM_SPECSIG" value="CPU/ALUina&lt;24&gt;/CPU/ALUina&lt;24&gt;_D22075_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result23__xor0000CPUaluMsub_Diff_Mxor_Result&lt;23&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;23&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;23&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb23CPUALUinb&lt;23&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;23&gt;/CPU/ALUinb&lt;23&gt;_D2.UIM"/><specSig signal="CPUaluMsub_Diff__or0022CPUaluMsub_Diff__or0022_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2.UIM"/><specSig signal="CPUALUina20CPUALUina&lt;20&gt;_D22071__SPECSIG" value="CPU/ALUina&lt;20&gt;/CPU/ALUina&lt;20&gt;_D22071_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result20__xor0000CPUaluMsub_Diff_Mxor_Result&lt;20&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;20&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;20&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina20CPUALUina&lt;20&gt;_D22071_UIM_SPECSIG" value="CPU/ALUina&lt;20&gt;/CPU/ALUina&lt;20&gt;_D22071_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result19__xor0000CPUaluMsub_Diff_Mxor_Result&lt;19&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;19&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;19&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb19CPUALUinb&lt;19&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;19&gt;/CPU/ALUinb&lt;19&gt;_D2.UIM"/><specSig signal="CPUaluMsub_Diff__or0018CPUaluMsub_Diff__or0018_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2.UIM"/><specSig signal="CPUALUina16CPUALUina&lt;16&gt;_D22066__SPECSIG" value="CPU/ALUina&lt;16&gt;/CPU/ALUina&lt;16&gt;_D22066_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result16__xor0000CPUaluMsub_Diff_Mxor_Result&lt;16&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;16&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;16&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina16CPUALUina&lt;16&gt;_D22066_UIM_SPECSIG" value="CPU/ALUina&lt;16&gt;/CPU/ALUina&lt;16&gt;_D22066_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result15__xor0000CPUaluMsub_Diff_Mxor_Result&lt;15&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;15&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;15&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb15CPUALUinb&lt;15&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;15&gt;/CPU/ALUinb&lt;15&gt;_D2.UIM"/><specSig signal="CPUaluMsub_Diff__or0014CPUaluMsub_Diff__or0014_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2.UIM"/><specSig signal="CPUALUina12CPUALUina&lt;12&gt;_D22062__SPECSIG" value="CPU/ALUina&lt;12&gt;/CPU/ALUina&lt;12&gt;_D22062_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result12__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;12&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina12CPUALUina&lt;12&gt;_D22062_UIM_SPECSIG" value="CPU/ALUina&lt;12&gt;/CPU/ALUina&lt;12&gt;_D22062_.UIM"/><specSig signal="CPUALUinb11CPUALUinb&lt;11&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;11&gt;/CPU/ALUinb&lt;11&gt;_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result11__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;11&gt;__xor0000_D.UIM"/><specSig signal="CPUaluMsub_Diff__or0010CPUaluMsub_Diff__or0010_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2.UIM"/><specSig signal="CPUALUina10CPUALUina&lt;10&gt;_D22060__SPECSIG" value="CPU/ALUina&lt;10&gt;/CPU/ALUina&lt;10&gt;_D22060_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result10__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;10&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina10CPUALUina&lt;10&gt;_D22060_UIM_SPECSIG" value="CPU/ALUina&lt;10&gt;/CPU/ALUina&lt;10&gt;_D22060_.UIM"/><specSig signal="CPUALUina9CPUALUina&lt;9&gt;_D22089__SPECSIG" value="CPU/ALUina&lt;9&gt;/CPU/ALUina&lt;9&gt;_D22089_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result9__xor0000CPUaluMsub_Diff_Mxor_Result&lt;9&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;9&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;9&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina9CPUALUina&lt;9&gt;_D22089_UIM_SPECSIG" value="CPU/ALUina&lt;9&gt;/CPU/ALUina&lt;9&gt;_D22089_.UIM"/><specSig signal="CPUaluMsub_Diff__or0008CPUaluMsub_Diff__or0008_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2.UIM"/><specSig signal="CPUALUina8CPUALUina&lt;8&gt;_D22088__SPECSIG" value="CPU/ALUina&lt;8&gt;/CPU/ALUina&lt;8&gt;_D22088_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result8__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;8&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina8CPUALUina&lt;8&gt;_D22088_UIM_SPECSIG" value="CPU/ALUina&lt;8&gt;/CPU/ALUina&lt;8&gt;_D22088_.UIM"/><specSig signal="CPUALUina7CPUALUina&lt;7&gt;_D22087__SPECSIG" value="CPU/ALUina&lt;7&gt;/CPU/ALUina&lt;7&gt;_D22087_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result7__xor0000CPUaluMsub_Diff_Mxor_Result&lt;7&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;7&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;7&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina7CPUALUina&lt;7&gt;_D22087_UIM_SPECSIG" value="CPU/ALUina&lt;7&gt;/CPU/ALUina&lt;7&gt;_D22087_.UIM"/><specSig signal="CPUaluMsub_Diff__or0006CPUaluMsub_Diff__or0006_D2UIM_SPECSIG" value="CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2.UIM"/><specSig signal="CPUALUina14CPUALUina&lt;14&gt;_D22064__SPECSIG" value="CPU/ALUina&lt;14&gt;/CPU/ALUina&lt;14&gt;_D22064_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result14__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;14&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina14CPUALUina&lt;14&gt;_D22064_UIM_SPECSIG" value="CPU/ALUina&lt;14&gt;/CPU/ALUina&lt;14&gt;_D22064_.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result13__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;13&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb13CPUALUinb&lt;13&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;13&gt;/CPU/ALUinb&lt;13&gt;_D2.UIM"/><specSig signal="CPUALUina18CPUALUina&lt;18&gt;_D22068__SPECSIG" value="CPU/ALUina&lt;18&gt;/CPU/ALUina&lt;18&gt;_D22068_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result18__xor0000CPUaluMsub_Diff_Mxor_Result&lt;18&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;18&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;18&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina18CPUALUina&lt;18&gt;_D22068_UIM_SPECSIG" value="CPU/ALUina&lt;18&gt;/CPU/ALUina&lt;18&gt;_D22068_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result17__xor0000CPUaluMsub_Diff_Mxor_Result&lt;17&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;17&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;17&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb17CPUALUinb&lt;17&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;17&gt;/CPU/ALUinb&lt;17&gt;_D2.UIM"/><specSig signal="CPUALUina22CPUALUina&lt;22&gt;_D22073__SPECSIG" value="CPU/ALUina&lt;22&gt;/CPU/ALUina&lt;22&gt;_D22073_"/><specSig signal="CPUaluMsub_Diff_Mxor_Result22__xor0000CPUaluMsub_Diff_Mxor_Result&lt;22&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;22&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;22&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina22CPUALUina&lt;22&gt;_D22073_UIM_SPECSIG" value="CPU/ALUina&lt;22&gt;/CPU/ALUina&lt;22&gt;_D22073_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result21__xor0000CPUaluMsub_Diff_Mxor_Result&lt;21&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;21&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;21&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb21CPUALUinb&lt;21&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;21&gt;/CPU/ALUinb&lt;21&gt;_D2.UIM"/><specSig signal="CPUALUina26CPUALUina&lt;26&gt;_D22077__SPECSIG" value="CPU/ALUina&lt;26&gt;/CPU/ALUina&lt;26&gt;_D22077_"/><specSig signal="CPUaluMadd_ALUResult_addsub0000_Mxor_Result26__xor0000CPUaluMadd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result&lt;26&gt;__xor0000_D.UIM"/><specSig signal="CPUALUina26CPUALUina&lt;26&gt;_D22077_UIM_SPECSIG" value="CPU/ALUina&lt;26&gt;/CPU/ALUina&lt;26&gt;_D22077_.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result25__xor0000CPUaluMsub_Diff_Mxor_Result&lt;25&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;25&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;25&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb25CPUALUinb&lt;25&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;25&gt;/CPU/ALUinb&lt;25&gt;_D2.UIM"/><specSig signal="CPUaluMsub_Diff_Mxor_Result30__xor0000CPUaluMsub_Diff_Mxor_Result&lt;30&gt;__xor0000_DUIM_SPECSIG" value="CPU/alu/Msub_Diff_Mxor_Result&lt;30&gt;__xor0000/CPU/alu/Msub_Diff_Mxor_Result&lt;30&gt;__xor0000_D.UIM"/><specSig signal="CPUALUinb30CPUALUinb&lt;30&gt;_D2UIM_SPECSIG" value="CPU/ALUinb&lt;30&gt;/CPU/ALUinb&lt;30&gt;_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0007CPUaluMadd_ALUResult_addsub0000__or0007_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0005CPUaluMadd_ALUResult_addsub0000__or0005_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0009CPUaluMadd_ALUResult_addsub0000__or0009_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0011CPUaluMadd_ALUResult_addsub0000__or0011_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0015CPUaluMadd_ALUResult_addsub0000__or0015_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0019CPUaluMadd_ALUResult_addsub0000__or0019_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0023CPUaluMadd_ALUResult_addsub0000__or0023_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2.UIM"/><specSig signal="CPUaluMadd_ALUResult_addsub0000__or0027CPUaluMadd_ALUResult_addsub0000__or0027_D2UIM_SPECSIG" value="CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2.UIM"/><specSig signal="OpTxFX_DC275UIM_SPECSIG" value="$OpTx$FX_DC$275.UIM"/><specSig signal="OpTxFX_DC265UIM_SPECSIG" value="$OpTx$FX_DC$265.UIM"/><specSig signal="OpTxFX_DC264UIM_SPECSIG" value="$OpTx$FX_DC$264.UIM"/><specSig signal="OpTxFX_DC262UIM_SPECSIG" value="$OpTx$FX_DC$262.UIM"/><specSig signal="OpTxFX_DC261UIM_SPECSIG" value="$OpTx$FX_DC$261.UIM"/><specSig signal="OpTxFX_DC260UIM_SPECSIG" value="$OpTx$FX_DC$260.UIM"/><specSig signal="OpTxFX_DC274UIM_SPECSIG" value="$OpTx$FX_DC$274.UIM"/><specSig signal="OpTxFX_DC272UIM_SPECSIG" value="$OpTx$FX_DC$272.UIM"/><specSig signal="OpTxFX_DC271UIM_SPECSIG" value="$OpTx$FX_DC$271.UIM"/><specSig signal="OpTxFX_DC270UIM_SPECSIG" value="$OpTx$FX_DC$270.UIM"/><specSig signal="OpTxFX_DC269UIM_SPECSIG" value="$OpTx$FX_DC$269.UIM"/><specSig signal="OpTxFX_DC268UIM_SPECSIG" value="$OpTx$FX_DC$268.UIM"/><specSig signal="OpTxFX_DC267UIM_SPECSIG" value="$OpTx$FX_DC$267.UIM"/><specSig signal="OpTxFX_DC266UIM_SPECSIG" value="$OpTx$FX_DC$266.UIM"/><specSig signal="OpTxBIN_OR3351UIM_SPECSIG" value="$OpTx$BIN_OR$3351.UIM"/><specSig signal="OpTxBIN_OR3353UIM_SPECSIG" value="$OpTx$BIN_OR$3353.UIM"/><specSig signal="OpTxBIN_OR3355UIM_SPECSIG" value="$OpTx$BIN_OR$3355.UIM"/><specSig signal="OpTxBIN_OR3357UIM_SPECSIG" value="$OpTx$BIN_OR$3357.UIM"/><specSig signal="OpTxBIN_OR3359UIM_SPECSIG" value="$OpTx$BIN_OR$3359.UIM"/><specSig signal="OpTxBIN_OR3361UIM_SPECSIG" value="$OpTx$BIN_OR$3361.UIM"/><specSig signal="OpTxBIN_OR3363UIM_SPECSIG" value="$OpTx$BIN_OR$3363.UIM"/><specSig signal="OpTxBIN_OR3365UIM_SPECSIG" value="$OpTx$BIN_OR$3365.UIM"/><specSig signal="OpTxBIN_OR3367UIM_SPECSIG" value="$OpTx$BIN_OR$3367.UIM"/><specSig signal="OpTxBIN_OR3369UIM_SPECSIG" value="$OpTx$BIN_OR$3369.UIM"/><specSig signal="OpTxBIN_OR3371UIM_SPECSIG" value="$OpTx$BIN_OR$3371.UIM"/><specSig signal="OpTxBIN_OR3373UIM_SPECSIG" value="$OpTx$BIN_OR$3373.UIM"/><specSig signal="OpTxBIN_OR3375UIM_SPECSIG" value="$OpTx$BIN_OR$3375.UIM"/><specSig signal="OpTxBIN_OR3377UIM_SPECSIG" value="$OpTx$BIN_OR$3377.UIM"/><specSig signal="OpTxBIN_OR3379UIM_SPECSIG" value="$OpTx$BIN_OR$3379.UIM"/><specSig signal="OpTxBIN_OR3381UIM_SPECSIG" value="$OpTx$BIN_OR$3381.UIM"/><specSig signal="OpTxBIN_OR3383UIM_SPECSIG" value="$OpTx$BIN_OR$3383.UIM"/><specSig signal="OpTxBIN_OR3385UIM_SPECSIG" value="$OpTx$BIN_OR$3385.UIM"/><specSig signal="OpTxBIN_OR3387UIM_SPECSIG" value="$OpTx$BIN_OR$3387.UIM"/><specSig signal="OpTxBIN_OR3389UIM_SPECSIG" value="$OpTx$BIN_OR$3389.UIM"/><specSig signal="OpTxBIN_OR3391UIM_SPECSIG" value="$OpTx$BIN_OR$3391.UIM"/><specSig signal="OpTxBIN_OR3393UIM_SPECSIG" value="$OpTx$BIN_OR$3393.UIM"/><specSig signal="OpTxBIN_OR3395UIM_SPECSIG" value="$OpTx$BIN_OR$3395.UIM"/><specSig signal="OpTxBIN_OR3397UIM_SPECSIG" value="$OpTx$BIN_OR$3397.UIM"/><specSig signal="OpTxBIN_OR3399UIM_SPECSIG" value="$OpTx$BIN_OR$3399.UIM"/><specSig signal="OpTxBIN_OR3401UIM_SPECSIG" value="$OpTx$BIN_OR$3401.UIM"/><specSig signal="OpTxBIN_OR3403UIM_SPECSIG" value="$OpTx$BIN_OR$3403.UIM"/><specSig signal="OpTxBIN_OR3405UIM_SPECSIG" value="$OpTx$BIN_OR$3405.UIM"/><specSig signal="OpTxBIN_OR3407UIM_SPECSIG" value="$OpTx$BIN_OR$3407.UIM"/><specSig signal="OpTxBIN_OR3409UIM_SPECSIG" value="$OpTx$BIN_OR$3409.UIM"/><specSig signal="OpTxBIN_OR3411UIM_SPECSIG" value="$OpTx$BIN_OR$3411.UIM"/><specSig signal="OpTxBIN_OR3413UIM_SPECSIG" value="$OpTx$BIN_OR$3413.UIM"/><specSig signal="OpTxFX_DC169UIM_SPECSIG" value="$OpTx$FX_DC$169.UIM"/><specSig signal="OpTxFX_DC259UIM_SPECSIG" value="$OpTx$FX_DC$259.UIM"/><specSig signal="OpTxFX_DC258UIM_SPECSIG" value="$OpTx$FX_DC$258.UIM"/><specSig signal="OpTxFX_DC257UIM_SPECSIG" value="$OpTx$FX_DC$257.UIM"/><specSig signal="OpTxFX_DC256UIM_SPECSIG" value="$OpTx$FX_DC$256.UIM"/><specSig signal="OpTxFX_DC255UIM_SPECSIG" value="$OpTx$FX_DC$255.UIM"/><specSig signal="OpTxFX_DC254UIM_SPECSIG" value="$OpTx$FX_DC$254.UIM"/><specSig signal="OpTxFX_DC280UIM_SPECSIG" value="$OpTx$FX_DC$280.UIM"/><specSig signal="OpTxFX_DC279UIM_SPECSIG" value="$OpTx$FX_DC$279.UIM"/><specSig signal="OpTxFX_DC278UIM_SPECSIG" value="$OpTx$FX_DC$278.UIM"/><specSig signal="OpTxFX_DC277UIM_SPECSIG" value="$OpTx$FX_DC$277.UIM"/><specSig signal="OpTxFX_DC276UIM_SPECSIG" value="$OpTx$FX_DC$276.UIM"/><specSig signal="OpTxFX_DC273UIM_SPECSIG" value="$OpTx$FX_DC$273.UIM"/><specSig signal="OpTxFX_DC263UIM_SPECSIG" value="$OpTx$FX_DC$263.UIM"/><specSig signal="OpTxFX_DC253UIM_SPECSIG" value="$OpTx$FX_DC$253.UIM"/><specSig signal="OpTxBIN_STEP3484_SPECSIG" value="$OpTx$BIN_STEP$3484"/><specSig signal="OpTxBIN_STEP3483_SPECSIG" value="$OpTx$BIN_STEP$3483"/><specSig signal="ssdin1ssdin&lt;1&gt;_D2UIM_SPECSIG" value="ssdin&lt;1&gt;/ssdin&lt;1&gt;_D2.UIM"/><specSig signal="OpTxFX_SC452_SPECSIG" value="$OpTx$FX_SC$452"/><specSig signal="OpTxFX_SC472_SPECSIG" value="$OpTx$FX_SC$472"/><specSig signal="OpTxFX_SC439_SPECSIG" value="$OpTx$FX_SC$439"/><specSig signal="OpTxFX_SC465_SPECSIG" value="$OpTx$FX_SC$465"/><specSig signal="OpTxFX_SC429_SPECSIG" value="$OpTx$FX_SC$429"/><specSig signal="OpTxFX_SC450_SPECSIG" value="$OpTx$FX_SC$450"/><specSig signal="OpTxFX_SC455_SPECSIG" value="$OpTx$FX_SC$455"/><specSig signal="OpTxFX_SC451_SPECSIG" value="$OpTx$FX_SC$451"/><specSig signal="OpTxFX_SC443_SPECSIG" value="$OpTx$FX_SC$443"/><specSig signal="OpTxFX_SC405_SPECSIG" value="$OpTx$FX_SC$405"/><specSig signal="OpTxFX_SC454_SPECSIG" value="$OpTx$FX_SC$454"/><specSig signal="OpTxFX_SC470_SPECSIG" value="$OpTx$FX_SC$470"/><specSig signal="OpTxFX_SC441_SPECSIG" value="$OpTx$FX_SC$441"/><specSig signal="OpTxFX_SC412_SPECSIG" value="$OpTx$FX_SC$412"/><specSig signal="OpTxFX_SC449_SPECSIG" value="$OpTx$FX_SC$449"/><specSig signal="OpTxFX_SC485_SPECSIG" value="$OpTx$FX_SC$485"/><specSig signal="OpTxFX_SC438_SPECSIG" value="$OpTx$FX_SC$438"/><specSig signal="OpTxFX_SC408_SPECSIG" value="$OpTx$FX_SC$408"/><specSig signal="OpTxFX_SC446_SPECSIG" value="$OpTx$FX_SC$446"/><specSig signal="OpTxFX_SC487_SPECSIG" value="$OpTx$FX_SC$487"/><specSig signal="OpTxFX_SC437_SPECSIG" value="$OpTx$FX_SC$437"/><specSig signal="OpTxFX_SC411_SPECSIG" value="$OpTx$FX_SC$411"/><specSig signal="OpTxFX_SC433_SPECSIG" value="$OpTx$FX_SC$433"/><specSig signal="OpTxFX_SC488_SPECSIG" value="$OpTx$FX_SC$488"/><specSig signal="OpTxFX_SC417_SPECSIG" value="$OpTx$FX_SC$417"/><specSig signal="OpTxFX_SC409_SPECSIG" value="$OpTx$FX_SC$409"/><specSig signal="OpTxFX_SC431_SPECSIG" value="$OpTx$FX_SC$431"/><specSig signal="OpTxBIN_STEP3484UIM_SPECSIG" value="$OpTx$BIN_STEP$3484.UIM"/><specSig signal="OpTxFX_SC452UIM_SPECSIG" value="$OpTx$FX_SC$452.UIM"/><specSig signal="OpTxFX_SC130_SPECSIG" value="$OpTx$FX_SC$130"/><specSig signal="OpTxFX_SC472UIM_SPECSIG" value="$OpTx$FX_SC$472.UIM"/><specSig signal="OpTxFX_SC130UIM_SPECSIG" value="$OpTx$FX_SC$130.UIM"/><specSig signal="OpTxFX_SC439UIM_SPECSIG" value="$OpTx$FX_SC$439.UIM"/><specSig signal="OpTxFX_SC465UIM_SPECSIG" value="$OpTx$FX_SC$465.UIM"/><specSig signal="OpTxFX_SC429UIM_SPECSIG" value="$OpTx$FX_SC$429.UIM"/><specSig signal="OpTxFX_SC450UIM_SPECSIG" value="$OpTx$FX_SC$450.UIM"/><specSig signal="OpTxFX_SC455UIM_SPECSIG" value="$OpTx$FX_SC$455.UIM"/><specSig signal="OpTxFX_SC451UIM_SPECSIG" value="$OpTx$FX_SC$451.UIM"/><specSig signal="OpTxFX_SC443UIM_SPECSIG" value="$OpTx$FX_SC$443.UIM"/><specSig signal="OpTxFX_SC405UIM_SPECSIG" value="$OpTx$FX_SC$405.UIM"/><specSig signal="OpTxFX_SC454UIM_SPECSIG" value="$OpTx$FX_SC$454.UIM"/><specSig signal="OpTxFX_SC470UIM_SPECSIG" value="$OpTx$FX_SC$470.UIM"/><specSig signal="OpTxFX_SC441UIM_SPECSIG" value="$OpTx$FX_SC$441.UIM"/><specSig signal="OpTxFX_SC412UIM_SPECSIG" value="$OpTx$FX_SC$412.UIM"/><specSig signal="OpTxFX_SC449UIM_SPECSIG" value="$OpTx$FX_SC$449.UIM"/><specSig signal="OpTxFX_SC485UIM_SPECSIG" value="$OpTx$FX_SC$485.UIM"/><specSig signal="OpTxFX_SC438UIM_SPECSIG" value="$OpTx$FX_SC$438.UIM"/><specSig signal="OpTxFX_SC408UIM_SPECSIG" value="$OpTx$FX_SC$408.UIM"/><specSig signal="OpTxFX_SC446UIM_SPECSIG" value="$OpTx$FX_SC$446.UIM"/><specSig signal="OpTxFX_SC487UIM_SPECSIG" value="$OpTx$FX_SC$487.UIM"/><specSig signal="OpTxFX_SC437UIM_SPECSIG" value="$OpTx$FX_SC$437.UIM"/><specSig signal="OpTxFX_SC411UIM_SPECSIG" value="$OpTx$FX_SC$411.UIM"/><specSig signal="OpTxFX_SC433UIM_SPECSIG" value="$OpTx$FX_SC$433.UIM"/><specSig signal="OpTxFX_SC488UIM_SPECSIG" value="$OpTx$FX_SC$488.UIM"/><specSig signal="OpTxFX_SC417UIM_SPECSIG" value="$OpTx$FX_SC$417.UIM"/><specSig signal="OpTxFX_SC409UIM_SPECSIG" value="$OpTx$FX_SC$409.UIM"/><specSig signal="OpTxFX_SC431UIM_SPECSIG" value="$OpTx$FX_SC$431.UIM"/><specSig signal="OpTxFX_SC476_SPECSIG" value="$OpTx$FX_SC$476"/><specSig signal="OpTxFX_SC406_SPECSIG" value="$OpTx$FX_SC$406"/><specSig signal="OpTxFX_SC471_SPECSIG" value="$OpTx$FX_SC$471"/><specSig signal="OpTxFX_SC481_SPECSIG" value="$OpTx$FX_SC$481"/><specSig signal="OpTxFX_SC486_SPECSIG" value="$OpTx$FX_SC$486"/><specSig signal="OpTxFX_SC428_SPECSIG" value="$OpTx$FX_SC$428"/><specSig signal="OpTxFX_SC421_SPECSIG" value="$OpTx$FX_SC$421"/><specSig signal="OpTxFX_SC479_SPECSIG" value="$OpTx$FX_SC$479"/><specSig signal="OpTxFX_SC413_SPECSIG" value="$OpTx$FX_SC$413"/><specSig signal="OpTxFX_SC483_SPECSIG" value="$OpTx$FX_SC$483"/><specSig signal="OpTxFX_SC419_SPECSIG" value="$OpTx$FX_SC$419"/><specSig signal="OpTxFX_SC478_SPECSIG" value="$OpTx$FX_SC$478"/><specSig signal="OpTxFX_SC415_SPECSIG" value="$OpTx$FX_SC$415"/><specSig signal="OpTxFX_SC467_SPECSIG" value="$OpTx$FX_SC$467"/><specSig signal="OpTxFX_SC436_SPECSIG" value="$OpTx$FX_SC$436"/><specSig signal="OpTxFX_SC464_SPECSIG" value="$OpTx$FX_SC$464"/><specSig signal="OpTxFX_SC418_SPECSIG" value="$OpTx$FX_SC$418"/><specSig signal="OpTxFX_SC463_SPECSIG" value="$OpTx$FX_SC$463"/><specSig signal="OpTxFX_SC430_SPECSIG" value="$OpTx$FX_SC$430"/><specSig signal="OpTxFX_SC458_SPECSIG" value="$OpTx$FX_SC$458"/><specSig signal="OpTxFX_SC422_SPECSIG" value="$OpTx$FX_SC$422"/><specSig signal="OpTxFX_SC457_SPECSIG" value="$OpTx$FX_SC$457"/><specSig signal="OpTxFX_SC475_SPECSIG" value="$OpTx$FX_SC$475"/><specSig signal="OpTxFX_SC461_SPECSIG" value="$OpTx$FX_SC$461"/><specSig signal="OpTxFX_SC462_SPECSIG" value="$OpTx$FX_SC$462"/><specSig signal="OpTxFX_SC361_SPECSIG" value="$OpTx$FX_SC$361"/><specSig signal="OpTxBIN_STEP3483UIM_SPECSIG" value="$OpTx$BIN_STEP$3483.UIM"/><specSig signal="OpTxFX_SC361UIM_SPECSIG" value="$OpTx$FX_SC$361.UIM"/><specSig signal="OpTxFX_SC476UIM_SPECSIG" value="$OpTx$FX_SC$476.UIM"/><specSig signal="OpTxFX_SC406UIM_SPECSIG" value="$OpTx$FX_SC$406.UIM"/><specSig signal="OpTxFX_SC471UIM_SPECSIG" value="$OpTx$FX_SC$471.UIM"/><specSig signal="OpTxFX_SC481UIM_SPECSIG" value="$OpTx$FX_SC$481.UIM"/><specSig signal="OpTxFX_SC486UIM_SPECSIG" value="$OpTx$FX_SC$486.UIM"/><specSig signal="OpTxFX_SC428UIM_SPECSIG" value="$OpTx$FX_SC$428.UIM"/><specSig signal="OpTxFX_SC421UIM_SPECSIG" value="$OpTx$FX_SC$421.UIM"/><specSig signal="OpTxFX_SC479UIM_SPECSIG" value="$OpTx$FX_SC$479.UIM"/><specSig signal="OpTxFX_SC413UIM_SPECSIG" value="$OpTx$FX_SC$413.UIM"/><specSig signal="OpTxFX_SC483UIM_SPECSIG" value="$OpTx$FX_SC$483.UIM"/><specSig signal="OpTxFX_SC419UIM_SPECSIG" value="$OpTx$FX_SC$419.UIM"/><specSig signal="OpTxFX_SC478UIM_SPECSIG" value="$OpTx$FX_SC$478.UIM"/><specSig signal="OpTxFX_SC415UIM_SPECSIG" value="$OpTx$FX_SC$415.UIM"/><specSig signal="OpTxFX_SC467UIM_SPECSIG" value="$OpTx$FX_SC$467.UIM"/><specSig signal="OpTxFX_SC436UIM_SPECSIG" value="$OpTx$FX_SC$436.UIM"/><specSig signal="OpTxFX_SC464UIM_SPECSIG" value="$OpTx$FX_SC$464.UIM"/><specSig signal="OpTxFX_SC418UIM_SPECSIG" value="$OpTx$FX_SC$418.UIM"/><specSig signal="OpTxFX_SC463UIM_SPECSIG" value="$OpTx$FX_SC$463.UIM"/><specSig signal="OpTxFX_SC430UIM_SPECSIG" value="$OpTx$FX_SC$430.UIM"/><specSig signal="OpTxFX_SC458UIM_SPECSIG" value="$OpTx$FX_SC$458.UIM"/><specSig signal="OpTxFX_SC422UIM_SPECSIG" value="$OpTx$FX_SC$422.UIM"/><specSig signal="OpTxFX_SC457UIM_SPECSIG" value="$OpTx$FX_SC$457.UIM"/><specSig signal="OpTxFX_SC475UIM_SPECSIG" value="$OpTx$FX_SC$475.UIM"/><specSig signal="OpTxFX_SC461UIM_SPECSIG" value="$OpTx$FX_SC$461.UIM"/><specSig signal="OpTxFX_SC462UIM_SPECSIG" value="$OpTx$FX_SC$462.UIM"/><specSig signal="OpTxBIN_STEP3488_SPECSIG" value="$OpTx$BIN_STEP$3488"/><specSig signal="OpTxBIN_STEP3487_SPECSIG" value="$OpTx$BIN_STEP$3487"/><specSig signal="ssdin3ssdin&lt;3&gt;_D2UIM_SPECSIG" value="ssdin&lt;3&gt;/ssdin&lt;3&gt;_D2.UIM"/><specSig signal="OpTxFX_SC440_SPECSIG" value="$OpTx$FX_SC$440"/><specSig signal="OpTxFX_SC453_SPECSIG" value="$OpTx$FX_SC$453"/><specSig signal="OpTxFX_SC445_SPECSIG" value="$OpTx$FX_SC$445"/><specSig signal="OpTxFX_SC474_SPECSIG" value="$OpTx$FX_SC$474"/><specSig signal="OpTxFX_SC466_SPECSIG" value="$OpTx$FX_SC$466"/><specSig signal="OpTxBIN_STEP3488UIM_SPECSIG" value="$OpTx$BIN_STEP$3488.UIM"/><specSig signal="OpTxFX_SC440UIM_SPECSIG" value="$OpTx$FX_SC$440.UIM"/><specSig signal="OpTxFX_SC453UIM_SPECSIG" value="$OpTx$FX_SC$453.UIM"/><specSig signal="OpTxFX_SC445UIM_SPECSIG" value="$OpTx$FX_SC$445.UIM"/><specSig signal="OpTxFX_SC474UIM_SPECSIG" value="$OpTx$FX_SC$474.UIM"/><specSig signal="OpTxFX_SC466UIM_SPECSIG" value="$OpTx$FX_SC$466.UIM"/><specSig signal="OpTxFX_SC489_SPECSIG" value="$OpTx$FX_SC$489"/><specSig signal="OpTxFX_SC456_SPECSIG" value="$OpTx$FX_SC$456"/><specSig signal="OpTxBIN_STEP3487UIM_SPECSIG" value="$OpTx$BIN_STEP$3487.UIM"/><specSig signal="OpTxFX_SC489UIM_SPECSIG" value="$OpTx$FX_SC$489.UIM"/><specSig signal="OpTxFX_SC456UIM_SPECSIG" value="$OpTx$FX_SC$456.UIM"/><specSig signal="OpTxBIN_STEP3486_SPECSIG" value="$OpTx$BIN_STEP$3486"/><specSig signal="OpTxBIN_STEP3485_SPECSIG" value="$OpTx$BIN_STEP$3485"/><specSig signal="ssdin2ssdin&lt;2&gt;_D2UIM_SPECSIG" value="ssdin&lt;2&gt;/ssdin&lt;2&gt;_D2.UIM"/><specSig signal="OpTxFX_SC426_SPECSIG" value="$OpTx$FX_SC$426"/><specSig signal="OpTxFX_SC484_SPECSIG" value="$OpTx$FX_SC$484"/><specSig signal="OpTxFX_SC473_SPECSIG" value="$OpTx$FX_SC$473"/><specSig signal="OpTxFX_SC423_SPECSIG" value="$OpTx$FX_SC$423"/><specSig signal="OpTxBIN_STEP3486UIM_SPECSIG" value="$OpTx$BIN_STEP$3486.UIM"/><specSig signal="OpTxFX_SC426UIM_SPECSIG" value="$OpTx$FX_SC$426.UIM"/><specSig signal="OpTxFX_SC484UIM_SPECSIG" value="$OpTx$FX_SC$484.UIM"/><specSig signal="OpTxFX_SC473UIM_SPECSIG" value="$OpTx$FX_SC$473.UIM"/><specSig signal="OpTxFX_SC423UIM_SPECSIG" value="$OpTx$FX_SC$423.UIM"/><specSig signal="OpTxBIN_STEP3485UIM_SPECSIG" value="$OpTx$BIN_STEP$3485.UIM"/><specSig signal="OpTxBIN_STEP3482_SPECSIG" value="$OpTx$BIN_STEP$3482"/><specSig signal="OpTxBIN_STEP3481_SPECSIG" value="$OpTx$BIN_STEP$3481"/><specSig signal="ssdin0ssdin&lt;0&gt;_D2UIM_SPECSIG" value="ssdin&lt;0&gt;/ssdin&lt;0&gt;_D2.UIM"/><specSig signal="OpTxBIN_STEP3482UIM_SPECSIG" value="$OpTx$BIN_STEP$3482.UIM"/><specSig signal="OpTxBIN_STEP3481UIM_SPECSIG" value="$OpTx$BIN_STEP$3481.UIM"/></document>
