var searchData=
[
  ['rcc_5fadc_5fprescale',['rcc_adc_prescale',['../group__rcc__file.html#gaa789502b32056e44d7f18de033389504',1,'rcc_adc_prescale(uint32_t prescale1, uint32_t prescale2):&#160;rcc.c'],['../group__rcc__file.html#gaa789502b32056e44d7f18de033389504',1,'rcc_adc_prescale(uint32_t prescale1, uint32_t prescale2):&#160;rcc.c']]],
  ['rcc_5fbackupdomain_5freset',['rcc_backupdomain_reset',['../group__rcc__file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void):&#160;rcc.c'],['../group__rcc__file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fhsi',['rcc_clock_setup_hsi',['../group__rcc__file.html#gafebecc597753020e983a9c2eb52ffb86',1,'rcc_clock_setup_hsi(const struct rcc_clock_scale *clock):&#160;rcc.c'],['../group__rcc__file.html#gafebecc597753020e983a9c2eb52ffb86',1,'rcc_clock_setup_hsi(const struct rcc_clock_scale *clock):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fpll',['rcc_clock_setup_pll',['../group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6',1,'rcc_clock_setup_pll(const struct rcc_clock_scale *clock):&#160;rcc.c'],['../group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6',1,'rcc_clock_setup_pll(const struct rcc_clock_scale *clock):&#160;rcc.c']]],
  ['rcc_5fcss_5fdisable',['rcc_css_disable',['../group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fenable',['rcc_css_enable',['../group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fclear',['rcc_css_int_clear',['../group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fflag',['rcc_css_int_flag',['../group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c']]],
  ['rcc_5fget_5fi2c_5fclocks',['rcc_get_i2c_clocks',['../group__rcc__file.html#gaae155cb3f3f06ad45e56234c14af5458',1,'rcc_get_i2c_clocks(void):&#160;rcc.c'],['../group__rcc__file.html#gaae155cb3f3f06ad45e56234c14af5458',1,'rcc_get_i2c_clocks(void):&#160;rcc.c']]],
  ['rcc_5fget_5fsystem_5fclock_5fsource',['rcc_get_system_clock_source',['../group__rcc__file.html#ga8f1bbc7860a536f2752a824462d0ee3d',1,'rcc_get_system_clock_source(void):&#160;rcc.c'],['../group__rcc__file.html#ga8f1bbc7860a536f2752a824462d0ee3d',1,'rcc_get_system_clock_source(void):&#160;rcc.c']]],
  ['rcc_5fis_5fosc_5fready',['rcc_is_osc_ready',['../group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52',1,'rcc_is_osc_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga2706213ae449214826f797ac93c51d52',1,'rcc_is_osc_ready(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fisr',['rcc_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#ga46cfe75cf23f4770de16193710b7d9ae',1,'rcc_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#ga46cfe75cf23f4770de16193710b7d9ae',1,'rcc_isr(void):&#160;vector_nvic.c']]],
  ['rcc_5fosc_5fbypass_5fdisable',['rcc_osc_bypass_disable',['../group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc_common_all.c']]],
  ['rcc_5fosc_5fbypass_5fenable',['rcc_osc_bypass_enable',['../group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc_common_all.c']]],
  ['rcc_5fosc_5foff',['rcc_osc_off',['../group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fon',['rcc_osc_on',['../group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fclear',['rcc_osc_ready_int_clear',['../group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fdisable',['rcc_osc_ready_int_disable',['../group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fenable',['rcc_osc_ready_int_enable',['../group__rcc__file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fflag',['rcc_osc_ready_int_flag',['../group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fperiph_5fclock_5fdisable',['rcc_periph_clock_disable',['../group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721',1,'rcc_periph_clock_disable(enum rcc_periph_clken clken):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721',1,'rcc_periph_clock_disable(enum rcc_periph_clken clken):&#160;rcc_common_all.c']]],
  ['rcc_5fperiph_5fclock_5fenable',['rcc_periph_clock_enable',['../group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c',1,'rcc_periph_clock_enable(enum rcc_periph_clken clken):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c',1,'rcc_periph_clock_enable(enum rcc_periph_clken clken):&#160;rcc_common_all.c']]],
  ['rcc_5fperiph_5freset_5fhold',['rcc_periph_reset_hold',['../group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef',1,'rcc_periph_reset_hold(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef',1,'rcc_periph_reset_hold(enum rcc_periph_rst rst):&#160;rcc_common_all.c']]],
  ['rcc_5fperiph_5freset_5fpulse',['rcc_periph_reset_pulse',['../group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58',1,'rcc_periph_reset_pulse(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58',1,'rcc_periph_reset_pulse(enum rcc_periph_rst rst):&#160;rcc_common_all.c']]],
  ['rcc_5fperiph_5freset_5frelease',['rcc_periph_reset_release',['../group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573',1,'rcc_periph_reset_release(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573',1,'rcc_periph_reset_release(enum rcc_periph_rst rst):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5fclear_5freset',['rcc_peripheral_clear_reset',['../group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566',1,'rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset):&#160;rcc_common_all.c'],['../group__rcc__file.html#gabb1b312c6db8db25447460742dcdb566',1,'rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5fdisable_5fclock',['rcc_peripheral_disable_clock',['../group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b',1,'rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c'],['../group__rcc__file.html#gaf9fddc20e14204db6d4a4a54132d191b',1,'rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5fenable_5fclock',['rcc_peripheral_enable_clock',['../group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8',1,'rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c'],['../group__rcc__file.html#gaaf3dd53c1ced02082fce0076976547a8',1,'rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5freset',['rcc_peripheral_reset',['../group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205',1,'rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset):&#160;rcc_common_all.c'],['../group__rcc__file.html#ga3779f1460275e6788f706c61d7f77205',1,'rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset):&#160;rcc_common_all.c']]],
  ['rcc_5fset_5fhpre',['rcc_set_hpre',['../group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c']]],
  ['rcc_5fset_5fi2c_5fclock_5fhsi',['rcc_set_i2c_clock_hsi',['../group__rcc__file.html#gadbcdaf32248e0d9ded409b30639cf51c',1,'rcc_set_i2c_clock_hsi(uint32_t i2c):&#160;rcc.c'],['../group__rcc__file.html#gadbcdaf32248e0d9ded409b30639cf51c',1,'rcc_set_i2c_clock_hsi(uint32_t i2c):&#160;rcc.c']]],
  ['rcc_5fset_5fi2c_5fclock_5fsysclk',['rcc_set_i2c_clock_sysclk',['../group__rcc__file.html#ga100c2d4772724c26a569a33ca69b1955',1,'rcc_set_i2c_clock_sysclk(uint32_t i2c):&#160;rcc.c'],['../group__rcc__file.html#ga100c2d4772724c26a569a33ca69b1955',1,'rcc_set_i2c_clock_sysclk(uint32_t i2c):&#160;rcc.c']]],
  ['rcc_5fset_5fmco',['rcc_set_mco',['../group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53',1,'rcc_set_mco(uint32_t mcosrc):&#160;rcc_common_all.c'],['../group__rcc__file.html#gaccfc4aa94152abb68e0d5ad473adbf53',1,'rcc_set_mco(uint32_t mcosrc):&#160;rcc_common_all.c']]],
  ['rcc_5fset_5fpll_5fmultiplier',['rcc_set_pll_multiplier',['../group__rcc__file.html#ga99f4c5253d4c77dcd9ca9177cf096c81',1,'rcc_set_pll_multiplier(uint32_t pll):&#160;rcc.c'],['../group__rcc__file.html#ga99f4c5253d4c77dcd9ca9177cf096c81',1,'rcc_set_pll_multiplier(uint32_t pll):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fsource',['rcc_set_pll_source',['../group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c']]],
  ['rcc_5fset_5fppre1',['rcc_set_ppre1',['../group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c']]],
  ['rcc_5fset_5fppre2',['rcc_set_ppre2',['../group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c']]],
  ['rcc_5fset_5fprediv',['rcc_set_prediv',['../group__rcc__file.html#ga5b592070405248d60877bba98a054aee',1,'rcc_set_prediv(uint32_t prediv):&#160;rcc.c'],['../group__rcc__file.html#ga5b592070405248d60877bba98a054aee',1,'rcc_set_prediv(uint32_t prediv):&#160;rcc.c']]],
  ['rcc_5fset_5fsysclk_5fsource',['rcc_set_sysclk_source',['../group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c']]],
  ['rcc_5fusb_5fprescale_5f1',['rcc_usb_prescale_1',['../group__rcc__file.html#ga3c462ec9b669b0592bdbac64b8165596',1,'rcc_usb_prescale_1(void):&#160;rcc.c'],['../group__rcc__file.html#ga3c462ec9b669b0592bdbac64b8165596',1,'rcc_usb_prescale_1(void):&#160;rcc.c']]],
  ['rcc_5fusb_5fprescale_5f1_5f5',['rcc_usb_prescale_1_5',['../group__rcc__file.html#ga70255ecf6601ea9349aad2f0a001af83',1,'rcc_usb_prescale_1_5(void):&#160;rcc.c'],['../group__rcc__file.html#ga70255ecf6601ea9349aad2f0a001af83',1,'rcc_usb_prescale_1_5(void):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fosc_5fnot_5fready',['rcc_wait_for_osc_not_ready',['../group__rcc__file.html#gaf70338e8856cc235ff8e79e126fa95fd',1,'rcc_wait_for_osc_not_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#gaf70338e8856cc235ff8e79e126fa95fd',1,'rcc_wait_for_osc_not_ready(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fosc_5fready',['rcc_wait_for_osc_ready',['../group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fsysclk_5fstatus',['rcc_wait_for_sysclk_status',['../group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7',1,'rcc_wait_for_sysclk_status(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7',1,'rcc_wait_for_sysclk_status(enum rcc_osc osc):&#160;rcc.c']]],
  ['reserved_5f13_5fisr',['reserved_13_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gac21580e3e6d9ead6599f91b54d29c5ca',1,'reserved_13_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gac21580e3e6d9ead6599f91b54d29c5ca',1,'reserved_13_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f14_5fisr',['reserved_14_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gad16eb85c89832f02ed57c70f101e1c33',1,'reserved_14_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gad16eb85c89832f02ed57c70f101e1c33',1,'reserved_14_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f15_5fisr',['reserved_15_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gae16d573bef3ad93f9c8080698b862030',1,'reserved_15_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gae16d573bef3ad93f9c8080698b862030',1,'reserved_15_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f16_5fisr',['reserved_16_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#ga52066780974e619c827535d63d0501f6',1,'reserved_16_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#ga52066780974e619c827535d63d0501f6',1,'reserved_16_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f1_5fisr',['reserved_1_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gabaf782eb1261d338c482e34065c2c994',1,'reserved_1_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gabaf782eb1261d338c482e34065c2c994',1,'reserved_1_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f2_5fisr',['reserved_2_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gaed06604833f5126a7020744e44a5dfd5',1,'reserved_2_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gaed06604833f5126a7020744e44a5dfd5',1,'reserved_2_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f3_5fisr',['reserved_3_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gaf542014f5e097b9c24fade7dc34c01d8',1,'reserved_3_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gaf542014f5e097b9c24fade7dc34c01d8',1,'reserved_3_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f4_5fisr',['reserved_4_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gafebc7727147addc494bc79dbb0215272',1,'reserved_4_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gafebc7727147addc494bc79dbb0215272',1,'reserved_4_isr(void):&#160;vector_nvic.c']]],
  ['reserved_5f5_5fisr',['reserved_5_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#ga276aed97f95eea24297114388fb51441',1,'reserved_5_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#ga276aed97f95eea24297114388fb51441',1,'reserved_5_isr(void):&#160;vector_nvic.c']]],
  ['reset_5fhandler',['reset_handler',['../group__CM3__nvic__defines.html#gab6f9dd2f8d080cf7cdf92705862892ba',1,'reset_handler(void):&#160;vector.c'],['../group__CM3__nvic__defines.html#gab6f9dd2f8d080cf7cdf92705862892ba',1,'reset_handler(void):&#160;vector.c']]],
  ['rtc_5falarm_5fisr',['rtc_alarm_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#ga911a311201de8651cfde05278a91a48f',1,'rtc_alarm_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#ga911a311201de8651cfde05278a91a48f',1,'rtc_alarm_isr(void):&#160;vector_nvic.c']]],
  ['rtc_5fwkup_5fisr',['rtc_wkup_isr',['../group__CM3__nvic__isrprototypes__STM32F3.html#gaee9def8e4b62a49b3429d7483747380c',1,'rtc_wkup_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32F3.html#gaee9def8e4b62a49b3429d7483747380c',1,'rtc_wkup_isr(void):&#160;vector_nvic.c']]]
];
