<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vadd.cpp:60:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem0" VarName="out" LoopLoc="vadd.cpp:60:19" LoopName="VITIS_LOOP_60_1" ParentFunc="store_data(hls::stream&lt;int, 0&gt;&amp;, int*, int)" Length="variable" Direction="write" AccessID="outseq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="vadd.cpp:61:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vadd.cpp:41:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0,gmem1" VarName="in" LoopLoc="vadd.cpp:41:19" LoopName="VITIS_LOOP_41_1" ParentFunc="load_data(int*, hls::stream&lt;int, 0&gt;&amp;, int)" Length="variable" Direction="read" AccessID="inseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="vadd.cpp:42:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vadd.cpp:41:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0,gmem1" VarName="in" LoopLoc="vadd.cpp:41:19" LoopName="VITIS_LOOP_41_1" ParentFunc="load_data(int*, hls::stream&lt;int, 0&gt;&amp;, int) (.9)" Length="variable" Direction="read" AccessID="inseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="vadd.cpp:42:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="vadd.cpp:60:19" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem0" VarName="out" LoopLoc="vadd.cpp:60:19" LoopName="VITIS_LOOP_60_1" ParentFunc="store_data(hls::stream&lt;int, 0&gt;&amp;, int*, int)" OrigID="outseq" OrigAccess-DebugLoc="vadd.cpp:60:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="vadd.cpp:41:19" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem0,gmem1" VarName="in" LoopLoc="vadd.cpp:41:19" LoopName="VITIS_LOOP_41_1" ParentFunc="load_data(int*, hls::stream&lt;int, 0&gt;&amp;, int)" OrigID="inseq" OrigAccess-DebugLoc="vadd.cpp:41:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="vadd.cpp:41:19" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem0,gmem1" VarName="in" LoopLoc="vadd.cpp:41:19" LoopName="VITIS_LOOP_41_1" ParentFunc="load_data(int*, hls::stream&lt;int, 0&gt;&amp;, int) (.9)" OrigID="inseq" OrigAccess-DebugLoc="vadd.cpp:41:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vadd.cpp:41:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="vadd.cpp:41:19" LoopName="VITIS_LOOP_41_1" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vadd.cpp:41:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="vadd.cpp:41:19" LoopName="VITIS_LOOP_41_1" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vadd.cpp:60:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_60_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="vadd.cpp:60:19" LoopName="VITIS_LOOP_60_1" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

