

================================================================
== Synthesis Summary Report of 'RNI'
================================================================
+ General Information: 
    * Date:           Mon Mar 11 14:17:30 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        B_RNI_HLS
    * Solution:       RNI (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |             Modules            | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |         |           |           |     |
    |             & Loops            | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ RNI                           |     -|  0.00|        -|       -|         -|        -|     -|        no|  4 (1%)|  2 (~0%)|  2301 (2%)|  2435 (4%)|    -|
    | o LAYERS_LOOP                  |     -|  7.30|        -|       -|         -|        -|     -|        no|       -|        -|          -|          -|    -|
    |  o NEURONES_LOOP               |     -|  7.30|        -|       -|         -|        -|     -|        no|       -|        -|          -|          -|    -|
    |   + RNI_Pipeline_WEIGHTS_LOOP  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|  2 (~0%)|  530 (~0%)|  454 (~0%)|    -|
    |    o WEIGHTS_LOOP              |    II|  7.30|        -|       -|         5|        2|     -|       yes|       -|        -|          -|          -|    -|
    +--------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | int*     |
| output   | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+---------------+-------------------------------+
| HW Interface | Direction | Length   | Width | Loop          | Loop Location                 |
+--------------+-----------+----------+-------+---------------+-------------------------------+
| m_axi_gmem   | write     | variable | 32    | NEURONES_LOOP | B_RNI_HLS/apc/src/RNI.c:26:18 |
| m_axi_gmem   | read      | variable | 32    | WEIGHTS_LOOP  | B_RNI_HLS/apc/src/RNI.c:30:18 |
+--------------+-----------+----------+-------+---------------+-------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-------------------------------+-----------+--------------+----------+---------------+-------------------------------+------------+------------------------------------------+
| HW Interface | Variable | Access Location               | Direction | Burst Status | Length   | Loop          | Loop Location                 | Resolution | Problem                                  |
+--------------+----------+-------------------------------+-----------+--------------+----------+---------------+-------------------------------+------------+------------------------------------------+
| m_axi_gmem   | input    | B_RNI_HLS/apc/src/RNI.c:39:51 | read      | Fail         |          | NEURONES_LOOP | B_RNI_HLS/apc/src/RNI.c:26:18 | 214-232    | Access call is in the conditional branch |
| m_axi_gmem   | input    | B_RNI_HLS/apc/src/RNI.c:39:51 | read      | Inferred     | variable | WEIGHTS_LOOP  | B_RNI_HLS/apc/src/RNI.c:30:18 |            |                                          |
| m_axi_gmem   | output   | B_RNI_HLS/apc/src/RNI.c:59:34 | write     | Fail         |          | LAYERS_LOOP   | B_RNI_HLS/apc/src/RNI.c:24:15 | 214-232    | Access call is in the conditional branch |
| m_axi_gmem   | output   | B_RNI_HLS/apc/src/RNI.c:59:34 | write     | Inferred     | variable | NEURONES_LOOP | B_RNI_HLS/apc/src/RNI.c:26:18 |            |                                          |
+--------------+----------+-------------------------------+-----------+--------------+----------+---------------+-------------------------------+------------+------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------+-----+--------+------------+-----+--------+---------+
| + RNI                        | 2   |        |            |     |        |         |
|   add_ln24_fu_306_p2         | -   |        | add_ln24   | add | fabric | 0       |
|   add_fu_332_p2              | -   |        | add        | add | fabric | 0       |
|   add_ln26_fu_368_p2         | -   |        | add_ln26   | add | fabric | 0       |
|   add_ln26_1_fu_378_p2       | -   |        | add_ln26_1 | add | fabric | 0       |
|   add_ln50_fu_441_p2         | -   |        | add_ln50   | add | fabric | 0       |
|   add10_fu_467_p2            | -   |        | add10      | add | fabric | 0       |
|   add_ln26_2_fu_518_p2       | -   |        | add_ln26_2 | add | fabric | 0       |
|  + RNI_Pipeline_WEIGHTS_LOOP | 2   |        |            |     |        |         |
|    add_ln47_fu_230_p2        | -   |        | add_ln47   | add | fabric | 0       |
|    add_ln49_fu_282_p2        | -   |        | add_ln49   | add | fabric | 0       |
|    mul_8s_32s_32_2_1_U1      | 2   |        | mul_ln39   | mul | auto   | 1       |
|    add_ln39_fu_288_p2        | -   |        | add_ln39   | add | fabric | 0       |
|    add_ln30_fu_256_p2        | -   |        | add_ln30   | add | fabric | 0       |
+------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------+------+------+--------+---------------+---------+------+---------+
| Name                         | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+------------------------------+------+------+--------+---------------+---------+------+---------+
| + RNI                        | 4    | 0    |        |               |         |      |         |
|   NEURONS_MEM_U              | -    | -    |        | NEURONS_MEM   | ram_1p  | auto | 1       |
|   NEURONS_U                  | -    | -    |        | NEURONS       | rom_1p  | auto | 1       |
|   NEURONS_STATE_U            | -    | -    |        | NEURONS_STATE | ram_1p  | auto | 1       |
|  + RNI_Pipeline_WEIGHTS_LOOP | 0    | 0    |        |               |         |      |         |
|    WEIGHTS_U                 | -    | -    |        | WEIGHTS       | rom_1p  | auto | 1       |
+------------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------+-------------------------------------------+
| Type      | Options                                                   | Location                                  |
+-----------+-----------------------------------------------------------+-------------------------------------------+
| interface | mode=m_axi port=input offset=slave depth=512 bundle=gmem  | B_RNI_HLS/apc/src/RNI.c:12 in rni, input  |
| interface | mode=m_axi port=output offset=slave depth=512 bundle=gmem | B_RNI_HLS/apc/src/RNI.c:13 in rni, output |
| interface | mode=s_axilite port=input bundle=control                  | B_RNI_HLS/apc/src/RNI.c:15 in rni, input  |
| interface | mode=s_axilite port=output bundle=control                 | B_RNI_HLS/apc/src/RNI.c:16 in rni, output |
| interface | mode=s_axilite port=return bundle=control                 | B_RNI_HLS/apc/src/RNI.c:17 in rni, return |
+-----------+-----------------------------------------------------------+-------------------------------------------+


