{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715296157711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715296157711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 01:09:17 2024 " "Processing started: Fri May 10 01:09:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715296157711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296157711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_map --read_settings_files=on --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296157711 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715296157987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/apb_clock_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/apb_clock_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ApbClockBridge " "Found entity 1: ApbClockBridge" {  } { { "../verilog/apb_clock_bridge.sv" "" { Text "/home/petya/endeavour/rtl/verilog/apb_clock_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O2.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_O2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_O2 " "Found entity 1: DDR_O2" {  } { { "DDR_O2.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O2/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_O2/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_O2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163855 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_O2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O1.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_O1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_O1 " "Found entity 1: DDR_O1" {  } { { "DDR_O1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O1/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_O1/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_O1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_O1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO2.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_IO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_IO2 " "Found entity 1: DDR_IO2" {  } { { "DDR_IO2.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO2/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_IO2/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_IO2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163860 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_IO2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO1.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_IO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_IO1 " "Found entity 1: DDR_IO1" {  } { { "DDR_IO1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO1/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_IO1/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_IO1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163862 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_IO1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/board_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/board_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BoardController " "Found entity 1: BoardController" {  } { { "../verilog/board_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "halt HALT audio_controller.sv(106) " "Verilog HDL Declaration information at audio_controller.sv(106): object \"halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715296163864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/audio_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/audio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudioController " "Found entity 1: AudioController" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163864 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C " "Found entity 2: I2C" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ddr_sdram_ctrl.v(22) " "Verilog HDL Declaration information at ddr_sdram_ctrl.v(22): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715296163865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_sdram_ctrl " "Found entity 1: ddr_sdram_ctrl" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdrxframe.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdrxframe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdrxframe " "Found entity 1: sdrxframe" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdtxframe.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdtxframe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdtxframe " "Found entity 1: sdtxframe" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdwb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdwb " "Found entity 1: sdwb" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdio_top " "Found entity 1: sdio_top" {  } { { "../../../sdspi/rtl/sdio_top.v" "" { Text "/home/petya/sdspi/rtl/sdio_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdio " "Found entity 1: sdio" {  } { { "../../../sdspi/rtl/sdio.v" "" { Text "/home/petya/sdspi/rtl/sdio.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdfrontend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdfrontend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdfrontend " "Found entity 1: sdfrontend" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdcmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdcmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdcmd " "Found entity 1: sdcmd" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdckgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdckgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdckgen " "Found entity 1: sdckgen" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163879 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(4133) " "Verilog HDL Attribute warning at EndeavourSoc.v(4133): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296163887 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(4155) " "Verilog HDL Attribute warning at EndeavourSoc.v(4155): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296163887 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(4276) " "Verilog HDL Attribute warning at EndeavourSoc.v(4276): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296163887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../spinal/EndeavourSoc.v(10732) " "Unrecognized synthesis attribute \"ram_style\" at ../spinal/EndeavourSoc.v(10732)" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10732 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163900 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(11539) " "Verilog HDL Attribute warning at EndeavourSoc.v(11539): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11539 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296163901 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(11554) " "Verilog HDL Attribute warning at EndeavourSoc.v(11554): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11554 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296163901 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../spinal/EndeavourSoc.v(11603) " "Unrecognized synthesis attribute \"ram_style\" at ../spinal/EndeavourSoc.v(11603)" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11603 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v 22 22 " "Found 22 design units, including 22 entities, in source file /home/petya/endeavour/rtl/spinal/EndeavourSoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EndeavourSoc " "Found entity 1: EndeavourSoc" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "2 Apb3Router_1 " "Found entity 2: Apb3Router_1" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "3 Apb3Decoder_1 " "Found entity 3: Apb3Decoder_1" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "4 Axi4SharedArbiter_2 " "Found entity 4: Axi4SharedArbiter_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "5 Axi4SharedArbiter_1 " "Found entity 5: Axi4SharedArbiter_1" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "6 Axi4SharedArbiter " "Found entity 6: Axi4SharedArbiter" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "7 Axi4SharedDecoder " "Found entity 7: Axi4SharedDecoder" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "8 Axi4ReadOnlyDecoder " "Found entity 8: Axi4ReadOnlyDecoder" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "9 Axi4SharedToApb3Bridge " "Found entity 9: Axi4SharedToApb3Bridge" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "10 Axi4SharedOnChipRam " "Found entity 10: Axi4SharedOnChipRam" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "11 VexRiscv " "Found entity 11: VexRiscv" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "12 Apb3Router " "Found entity 12: Apb3Router" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "13 Apb3Decoder " "Found entity 13: Apb3Decoder" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "14 StreamArbiter " "Found entity 14: StreamArbiter" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "15 StreamArbiter_1 " "Found entity 15: StreamArbiter_1" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "16 StreamFifoLowLatency_2 " "Found entity 16: StreamFifoLowLatency_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "17 StreamArbiter_2 " "Found entity 17: StreamArbiter_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "18 Axi4SharedErrorSlave " "Found entity 18: Axi4SharedErrorSlave" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "19 Axi4ReadOnlyErrorSlave " "Found entity 19: Axi4ReadOnlyErrorSlave" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "20 DataCache " "Found entity 20: DataCache" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "21 InstructionCache " "Found entity 21: InstructionCache" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""} { "Info" "ISGN_ENTITY_NAME" "22 StreamFifo_2 " "Found entity 22: StreamFifo_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/video_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VideoController " "Found entity 1: VideoController" {  } { { "../verilog/video_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163905 ""} { "Info" "ISGN_ENTITY_NAME" "2 TMDS_encoder " "Found entity 2: TMDS_encoder" {  } { { "../verilog/video_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/uart_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/uart_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartController " "Found entity 1: UartController" {  } { { "../verilog/uart_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/uart_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/sdcard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SdcardController " "Found entity 1: SdcardController" {  } { { "../verilog/sdcard_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/internal_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/internal_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ram_1wrs " "Found entity 1: Ram_1wrs" {  } { { "../verilog/internal_ram.sv" "" { Text "/home/petya/endeavour/rtl/verilog/internal_ram.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OnChipRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file OnChipRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRAM " "Found entity 1: OnChipRAM" {  } { { "OnChipRAM.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO8.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_IO8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_IO8 " "Found entity 1: DDR_IO8" {  } { { "DDR_IO8.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO8/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_IO8/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O4.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_O4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_O4 " "Found entity 1: DDR_O4" {  } { { "DDR_O4.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O4/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_O4/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296163916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296163916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EndeavourSoc " "Elaborating entity \"EndeavourSoc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715296164044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_b_payload_resp EndeavourSoc.v(380) " "Verilog HDL or VHDL warning at EndeavourSoc.v(380): object \"dbus_axi_b_payload_resp\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164053 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_r_payload_last EndeavourSoc.v(385) " "Verilog HDL or VHDL warning at EndeavourSoc.v(385): object \"dbus_axi_r_payload_last\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164053 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_payload_uncached EndeavourSoc.v(425) " "Verilog HDL or VHDL warning at EndeavourSoc.v(425): object \"toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_payload_uncached\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164053 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_cache EndeavourSoc.v(471) " "Verilog HDL or VHDL warning at EndeavourSoc.v(471): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164053 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_prot EndeavourSoc.v(472) " "Verilog HDL or VHDL warning at EndeavourSoc.v(472): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_cache EndeavourSoc.v(480) " "Verilog HDL or VHDL warning at EndeavourSoc.v(480): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_prot EndeavourSoc.v(481) " "Verilog HDL or VHDL warning at EndeavourSoc.v(481): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_cache EndeavourSoc.v(489) " "Verilog HDL or VHDL warning at EndeavourSoc.v(489): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_prot EndeavourSoc.v(490) " "Verilog HDL or VHDL warning at EndeavourSoc.v(490): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 490 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_cache EndeavourSoc.v(499) " "Verilog HDL or VHDL warning at EndeavourSoc.v(499): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_prot EndeavourSoc.v(500) " "Verilog HDL or VHDL warning at EndeavourSoc.v(500): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_cache EndeavourSoc.v(509) " "Verilog HDL or VHDL warning at EndeavourSoc.v(509): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_prot EndeavourSoc.v(510) " "Verilog HDL or VHDL warning at EndeavourSoc.v(510): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164054 "|EndeavourSoc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoardController BoardController:board_ctrl " "Elaborating entity \"BoardController\" for hierarchy \"BoardController:board_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "board_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL BoardController:board_ctrl\|PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"BoardController:board_ctrl\|PLL:pll\"" {  } { { "../verilog/board_controller.sv" "pll" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 45 " "Parameter \"clk0_divide_by\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 61 " "Parameter \"clk0_multiply_by\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 61 " "Parameter \"clk1_multiply_by\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 33 " "Parameter \"clk2_divide_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 61 " "Parameter \"clk2_multiply_by\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 33 " "Parameter \"clk3_divide_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 61 " "Parameter \"clk3_multiply_by\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 2818 " "Parameter \"clk3_phase_shift\" = \"2818\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164096 ""}  } { { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296164096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296164130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296164130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoController VideoController:video_ctrl " "Elaborating entity \"VideoController\" for hierarchy \"VideoController:video_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "video_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_encoder VideoController:video_ctrl\|TMDS_encoder:encode_R " "Elaborating entity \"TMDS_encoder\" for hierarchy \"VideoController:video_ctrl\|TMDS_encoder:encode_R\"" {  } { { "../verilog/video_controller.sv" "encode_R" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_O4 VideoController:video_ctrl\|DDR_O4:out_p " "Elaborating entity \"DDR_O4\" for hierarchy \"VideoController:video_ctrl\|DDR_O4:out_p\"" {  } { { "../verilog/video_controller.sv" "out_p" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst\"" {  } { { "DDR_O4.v" "ddr_o4_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_O4/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164139 "|EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164139 "|EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartController UartController:peripheral_uart_ctrl " "Elaborating entity \"UartController\" for hierarchy \"UartController:peripheral_uart_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "peripheral_uart_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioController AudioController:peripheral_audio_ctrl " "Elaborating entity \"AudioController\" for hierarchy \"AudioController:peripheral_audio_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "peripheral_audio_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C AudioController:peripheral_audio_ctrl\|I2C:i2c " "Elaborating entity \"I2C\" for hierarchy \"AudioController:peripheral_audio_ctrl\|I2C:i2c\"" {  } { { "../verilog/audio_controller.sv" "i2c" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_controller.sv(146) " "Verilog HDL assignment warning at audio_controller.sv(146): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164155 "|EndeavourSoc|AudioController:peripheral_audio_ctrl|I2C:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdcardController SdcardController:peripheral_sdcard_ctrl " "Elaborating entity \"SdcardController\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "peripheral_sdcard_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdio_top SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl " "Elaborating entity \"sdio_top\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\"" {  } { { "../verilog/sdcard_controller.sv" "impl" { Text "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdio SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio " "Elaborating entity \"sdio\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\"" {  } { { "../../../sdspi/rtl/sdio_top.v" "u_sdio" { Text "/home/petya/sdspi/rtl/sdio_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused sdio.v(340) " "Verilog HDL or VHDL warning at sdio.v(340): object \"unused\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdio.v" "" { Text "/home/petya/sdspi/rtl/sdio.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164159 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdwb SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control " "Elaborating entity \"sdwb\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_control" { Text "/home/petya/sdspi/rtl/sdio.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused sdwb.v(1341) " "Verilog HDL or VHDL warning at sdwb.v(1341): object \"unused\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdwb.v(441) " "Verilog HDL assignment warning at sdwb.v(441): truncated value with size 32 to match size of target (12)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdwb.v(450) " "Verilog HDL assignment warning at sdwb.v(450): truncated value with size 32 to match size of target (12)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdwb.v(452) " "Verilog HDL assignment warning at sdwb.v(452): truncated value with size 32 to match size of target (12)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdwb.v(691) " "Verilog HDL assignment warning at sdwb.v(691): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdwb.v(696) " "Verilog HDL assignment warning at sdwb.v(696): truncated value with size 32 to match size of target (10)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdwb.v(921) " "Verilog HDL assignment warning at sdwb.v(921): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdwb.v(994) " "Verilog HDL assignment warning at sdwb.v(994): truncated value with size 32 to match size of target (10)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdwb.v(1080) " "Verilog HDL assignment warning at sdwb.v(1080): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdwb.v(1097) " "Verilog HDL assignment warning at sdwb.v(1097): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdwb.v(1121) " "Verilog HDL assignment warning at sdwb.v(1121): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdwb.v(1131) " "Verilog HDL assignment warning at sdwb.v(1131): truncated value with size 32 to match size of target (16)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164201 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1 " "Instantiated megafunction \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296164220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4d1 " "Found entity 1: altsyncram_g4d1" {  } { { "db/altsyncram_g4d1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_g4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296164253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296164253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4d1 SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\|altsyncram_g4d1:auto_generated " "Elaborating entity \"altsyncram_g4d1\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\|altsyncram_g4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdckgen SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdckgen:u_clkgen " "Elaborating entity \"sdckgen\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdckgen:u_clkgen\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_clkgen" { Text "/home/petya/sdspi/rtl/sdio.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdckgen.v(84) " "Verilog HDL assignment warning at sdckgen.v(84): truncated value with size 32 to match size of target (9)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164291 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdckgen.v(89) " "Verilog HDL assignment warning at sdckgen.v(89): truncated value with size 32 to match size of target (3)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164291 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdckgen.v(101) " "Verilog HDL assignment warning at sdckgen.v(101): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164291 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdckgen.v(111) " "Verilog HDL assignment warning at sdckgen.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164291 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdcmd SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdcmd:u_sdcmd " "Elaborating entity \"sdcmd\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdcmd:u_sdcmd\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_sdcmd" { Text "/home/petya/sdspi/rtl/sdio.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_emmc sdcmd.v(511) " "Verilog HDL or VHDL warning at sdcmd.v(511): object \"unused_emmc\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused sdcmd.v(675) " "Verilog HDL or VHDL warning at sdcmd.v(675): object \"unused\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sdcmd.v(165) " "Verilog HDL assignment warning at sdcmd.v(165): truncated value with size 32 to match size of target (6)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sdcmd.v(169) " "Verilog HDL assignment warning at sdcmd.v(169): truncated value with size 32 to match size of target (6)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdcmd.v(249) " "Verilog HDL assignment warning at sdcmd.v(249): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdcmd.v(257) " "Verilog HDL assignment warning at sdcmd.v(257): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdcmd.v(394) " "Verilog HDL assignment warning at sdcmd.v(394): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(527) " "Verilog HDL assignment warning at sdcmd.v(527): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(533) " "Verilog HDL assignment warning at sdcmd.v(533): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(540) " "Verilog HDL assignment warning at sdcmd.v(540): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(544) " "Verilog HDL assignment warning at sdcmd.v(544): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164294 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdtxframe SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdtxframe:u_txframe " "Elaborating entity \"sdtxframe\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdtxframe:u_txframe\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_txframe" { Text "/home/petya/sdspi/rtl/sdio.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_loaded_count sdtxframe.sv(722) " "Verilog HDL or VHDL warning at sdtxframe.sv(722): object \"f_loaded_count\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 722 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fs_last sdtxframe.sv(725) " "Verilog HDL or VHDL warning at sdtxframe.sv(725): object \"fs_last\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdtxframe.sv(226) " "Verilog HDL assignment warning at sdtxframe.sv(226): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdtxframe.sv(228) " "Verilog HDL assignment warning at sdtxframe.sv(228): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdtxframe.sv(231) " "Verilog HDL assignment warning at sdtxframe.sv(231): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdtxframe.sv(513) " "Verilog HDL assignment warning at sdtxframe.sv(513): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(504) " "Verilog HDL Case Statement information at sdtxframe.sv(504): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 504 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdtxframe.sv(579) " "Verilog HDL assignment warning at sdtxframe.sv(579): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(580) " "Verilog HDL Case Statement information at sdtxframe.sv(580): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 580 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdtxframe.sv(648) " "Verilog HDL assignment warning at sdtxframe.sv(648): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(651) " "Verilog HDL Case Statement information at sdtxframe.sv(651): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 651 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(742) " "Verilog HDL assignment warning at sdtxframe.sv(742): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(743) " "Verilog HDL assignment warning at sdtxframe.sv(743): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(744) " "Verilog HDL assignment warning at sdtxframe.sv(744): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(750) " "Verilog HDL assignment warning at sdtxframe.sv(750): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(751) " "Verilog HDL assignment warning at sdtxframe.sv(751): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(752) " "Verilog HDL assignment warning at sdtxframe.sv(752): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(758) " "Verilog HDL assignment warning at sdtxframe.sv(758): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(759) " "Verilog HDL assignment warning at sdtxframe.sv(759): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(760) " "Verilog HDL assignment warning at sdtxframe.sv(760): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(783) " "Verilog HDL assignment warning at sdtxframe.sv(783): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(784) " "Verilog HDL assignment warning at sdtxframe.sv(784): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(785) " "Verilog HDL assignment warning at sdtxframe.sv(785): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(782) " "Verilog HDL Case Statement information at sdtxframe.sv(782): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 782 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(789) " "Verilog HDL assignment warning at sdtxframe.sv(789): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(790) " "Verilog HDL assignment warning at sdtxframe.sv(790): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(791) " "Verilog HDL assignment warning at sdtxframe.sv(791): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(788) " "Verilog HDL Case Statement information at sdtxframe.sv(788): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 788 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(795) " "Verilog HDL assignment warning at sdtxframe.sv(795): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(796) " "Verilog HDL assignment warning at sdtxframe.sv(796): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(797) " "Verilog HDL assignment warning at sdtxframe.sv(797): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(794) " "Verilog HDL Case Statement information at sdtxframe.sv(794): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 794 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdtxframe.sv(811) " "Verilog HDL assignment warning at sdtxframe.sv(811): truncated value with size 32 to match size of target (10)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdtxframe.sv(812) " "Verilog HDL assignment warning at sdtxframe.sv(812): truncated value with size 32 to match size of target (11)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdtxframe.sv(815) " "Verilog HDL assignment warning at sdtxframe.sv(815): truncated value with size 32 to match size of target (11)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(825) " "Verilog HDL assignment warning at sdtxframe.sv(825): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(824) " "Verilog HDL Case Statement information at sdtxframe.sv(824): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 824 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(831) " "Verilog HDL assignment warning at sdtxframe.sv(831): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(830) " "Verilog HDL Case Statement information at sdtxframe.sv(830): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 830 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(837) " "Verilog HDL assignment warning at sdtxframe.sv(837): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(836) " "Verilog HDL Case Statement information at sdtxframe.sv(836): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 836 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164303 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrxframe SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdrxframe:u_rxframe " "Elaborating entity \"sdrxframe\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdrxframe:u_rxframe\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_rxframe" { Text "/home/petya/sdspi/rtl/sdio.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdrxframe.sv(166) " "Verilog HDL assignment warning at sdrxframe.sv(166): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdrxframe.sv(168) " "Verilog HDL assignment warning at sdrxframe.sv(168): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdrxframe.sv(170) " "Verilog HDL assignment warning at sdrxframe.sv(170): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 sdrxframe.sv(229) " "Verilog HDL assignment warning at sdrxframe.sv(229): truncated value with size 20 to match size of target (16)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 sdrxframe.sv(231) " "Verilog HDL assignment warning at sdrxframe.sv(231): truncated value with size 28 to match size of target (16)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdrxframe.sv(666) " "Verilog HDL assignment warning at sdrxframe.sv(666): truncated value with size 32 to match size of target (3)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(402) " "Verilog HDL assignment warning at sdrxframe.sv(402): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(404) " "Verilog HDL assignment warning at sdrxframe.sv(404): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(405) " "Verilog HDL assignment warning at sdrxframe.sv(405): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(406) " "Verilog HDL assignment warning at sdrxframe.sv(406): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(418) " "Verilog HDL assignment warning at sdrxframe.sv(418): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(439) " "Verilog HDL assignment warning at sdrxframe.sv(439): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 sdrxframe.sv(652) " "Verilog HDL assignment warning at sdrxframe.sv(652): truncated value with size 32 to match size of target (23)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 sdrxframe.sv(656) " "Verilog HDL assignment warning at sdrxframe.sv(656): truncated value with size 32 to match size of target (23)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164309 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdfrontend SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend " "Elaborating entity \"sdfrontend\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\"" {  } { { "../../../sdspi/rtl/sdio_top.v" "u_sdfrontend" { Text "/home/petya/sdspi/rtl/sdio_top.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_ddr sdfrontend.v(392) " "Verilog HDL or VHDL warning at sdfrontend.v(392): object \"unused_ddr\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164311 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_ds sdfrontend.v(623) " "Verilog HDL or VHDL warning at sdfrontend.v(623): object \"unused_ds\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164311 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdfrontend.v(245) " "Verilog HDL assignment warning at sdfrontend.v(245): truncated value with size 8 to match size of target (2)" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164311 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdfrontend.v(264) " "Verilog HDL assignment warning at sdfrontend.v(264): truncated value with size 8 to match size of target (2)" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164311 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdfrontend.v(281) " "Verilog HDL assignment warning at sdfrontend.v(281): truncated value with size 8 to match size of target (2)" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164311 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_O1 SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_O1:GEN_IODDR_IO.u_clk_oddr " "Elaborating entity \"DDR_O1\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_O1:GEN_IODDR_IO.u_clk_oddr\"" {  } { { "../../../sdspi/rtl/sdfrontend.v" "GEN_IODDR_IO.u_clk_oddr" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_O1:GEN_IODDR_IO.u_clk_oddr\|altera_gpio_lite:ddr_o1_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_O1:GEN_IODDR_IO.u_clk_oddr\|altera_gpio_lite:ddr_o1_inst\"" {  } { { "DDR_O1.v" "ddr_o1_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_O1:GEN_IODDR_IO.u_clk_oddr\|altera_gpio_lite:ddr_o1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_O1:GEN_IODDR_IO.u_clk_oddr\|altera_gpio_lite:ddr_o1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_O1/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_O1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164314 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|DDR_O1:GEN_IODDR_IO.u_clk_oddr|altera_gpio_lite:ddr_o1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_O1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O1/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164314 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|DDR_O1:GEN_IODDR_IO.u_clk_oddr|altera_gpio_lite:ddr_o1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_IO1 SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr " "Elaborating entity \"DDR_IO1\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr\"" {  } { { "../../../sdspi/rtl/sdfrontend.v" "GEN_IODDR_IO.u_cmd_ddr" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr\|altera_gpio_lite:ddr_io1_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr\|altera_gpio_lite:ddr_io1_inst\"" {  } { { "DDR_IO1.v" "ddr_io1_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr\|altera_gpio_lite:ddr_io1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"SdcardController:peripheral_sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr\|altera_gpio_lite:ddr_io1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_IO1/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_IO1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164318 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr|altera_gpio_lite:ddr_io1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_IO1/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO1/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164318 "|EndeavourSoc|SdcardController:peripheral_sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|DDR_IO1:GEN_IODDR_IO.u_cmd_ddr|altera_gpio_lite:ddr_io1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Decoder Apb3Decoder:peripheral_apb_decoder " "Elaborating entity \"Apb3Decoder\" for hierarchy \"Apb3Decoder:peripheral_apb_decoder\"" {  } { { "../spinal/EndeavourSoc.v" "peripheral_apb_decoder" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Router Apb3Router:apb3Router_2 " "Elaborating entity \"Apb3Router\" for hierarchy \"Apb3Router:apb3Router_2\"" {  } { { "../spinal/EndeavourSoc.v" "apb3Router_2" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ApbClockBridge ApbClockBridge:peripheral_apb_bridge " "Elaborating entity \"ApbClockBridge\" for hierarchy \"ApbClockBridge:peripheral_apb_bridge\"" {  } { { "../spinal/EndeavourSoc.v" "peripheral_apb_bridge" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_sdram_ctrl ddr_sdram_ctrl:ram_ctrl " "Elaborating entity \"ddr_sdram_ctrl\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "ram_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_IO8 ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l " "Elaborating entity \"DDR_IO8\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "io_l" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst\"" {  } { { "DDR_IO8.v" "ddr_io8_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_IO8/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164340 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164340 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_O2 ddr_sdram_ctrl:ram_ctrl\|DDR_O2:o_ck " "Elaborating entity \"DDR_O2\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_O2:o_ck\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "o_ck" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite ddr_sdram_ctrl:ram_ctrl\|DDR_O2:o_ck\|altera_gpio_lite:ddr_o2_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_O2:o_ck\|altera_gpio_lite:ddr_o2_inst\"" {  } { { "DDR_O2.v" "ddr_o2_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit ddr_sdram_ctrl:ram_ctrl\|DDR_O2:o_ck\|altera_gpio_lite:ddr_o2_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_O2:o_ck\|altera_gpio_lite:ddr_o2_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_O2/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_O2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164357 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_O2:o_ck|altera_gpio_lite:ddr_o2_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_O2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O2/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164357 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_O2:o_ck|altera_gpio_lite:ddr_o2_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_IO2 ddr_sdram_ctrl:ram_ctrl\|DDR_IO2:io_dqs " "Elaborating entity \"DDR_IO2\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO2:io_dqs\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "io_dqs" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite ddr_sdram_ctrl:ram_ctrl\|DDR_IO2:io_dqs\|altera_gpio_lite:ddr_io2_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO2:io_dqs\|altera_gpio_lite:ddr_io2_inst\"" {  } { { "DDR_IO2.v" "ddr_io2_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit ddr_sdram_ctrl:ram_ctrl\|DDR_IO2:io_dqs\|altera_gpio_lite:ddr_io2_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO2:io_dqs\|altera_gpio_lite:ddr_io2_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_IO2/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_IO2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164361 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO2:io_dqs|altera_gpio_lite:ddr_io2_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_IO2/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO2/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164361 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO2:io_dqs|altera_gpio_lite:ddr_io2_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:vexRiscv_1 " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:vexRiscv_1\"" {  } { { "../spinal/EndeavourSoc.v" "vexRiscv_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT EndeavourSoc.v(4032) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4032): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4032 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving EndeavourSoc.v(4206) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4206): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring EndeavourSoc.v(4207) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4207): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving EndeavourSoc.v(4217) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4217): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving EndeavourSoc.v(4228) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4228): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring EndeavourSoc.v(4229) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4229): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving EndeavourSoc.v(4239) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4239): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction EndeavourSoc.v(4241) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4241): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc EndeavourSoc.v(4242) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4242): object \"lastStagePc\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid EndeavourSoc.v(4243) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4243): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring EndeavourSoc.v(4244) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4244): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_inDebugNoFetchFlag EndeavourSoc.v(4250) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4250): object \"BranchPlugin_inDebugNoFetchFlag\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree EndeavourSoc.v(4255) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4255): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi EndeavourSoc.v(4257) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4257): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 EndeavourSoc.v(4261) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4261): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException EndeavourSoc.v(4270) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4270): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction EndeavourSoc.v(4274) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4274): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164384 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_decodePrediction_rsp_wasWrong EndeavourSoc.v(4278) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4278): object \"BranchPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 EndeavourSoc.v(4280) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4280): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 EndeavourSoc.v(4281) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4281): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 EndeavourSoc.v(4282) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4282): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck EndeavourSoc.v(4287) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4287): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end EndeavourSoc.v(4307) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4307): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck EndeavourSoc.v(4310) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4310): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end EndeavourSoc.v(4330) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4330): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_dBusAccess_cmd_payload_write EndeavourSoc.v(4341) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4341): object \"MmuPlugin_dBusAccess_cmd_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_dBusAccess_cmd_payload_data EndeavourSoc.v(4342) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4342): object \"MmuPlugin_dBusAccess_cmd_payload_data\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_dBusAccess_cmd_payload_writeMask EndeavourSoc.v(4343) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4343): object \"MmuPlugin_dBusAccess_cmd_payload_writeMask\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_mtval EndeavourSoc.v(4496) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4496): object \"CsrPlugin_mtval\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi EndeavourSoc.v(4529) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4529): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_trapCauseEbreakDebug EndeavourSoc.v(4544) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4544): object \"CsrPlugin_trapCauseEbreakDebug\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode EndeavourSoc.v(4545) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4545): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4545 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess EndeavourSoc.v(4557) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4557): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction EndeavourSoc.v(4558) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4558): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable EndeavourSoc.v(4564) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4564): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected EndeavourSoc.v(4586) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4586): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload EndeavourSoc.v(4603) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4603): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4603 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_cacheLine_valid EndeavourSoc.v(4802) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4802): object \"MmuPlugin_ports_0_cacheLine_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4802 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_cacheLine_virtualAddress_0 EndeavourSoc.v(4805) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4805): object \"MmuPlugin_ports_0_cacheLine_virtualAddress_0\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4805 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_cacheLine_virtualAddress_1 EndeavourSoc.v(4806) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4806): object \"MmuPlugin_ports_0_cacheLine_virtualAddress_1\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_entryToReplace_willOverflow EndeavourSoc.v(4818) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4818): object \"MmuPlugin_ports_0_entryToReplace_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_cacheLine_valid EndeavourSoc.v(4874) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4874): object \"MmuPlugin_ports_1_cacheLine_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_cacheLine_virtualAddress_0 EndeavourSoc.v(4877) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4877): object \"MmuPlugin_ports_1_cacheLine_virtualAddress_0\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_cacheLine_virtualAddress_1 EndeavourSoc.v(4878) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4878): object \"MmuPlugin_ports_1_cacheLine_virtualAddress_1\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4878 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_entryToReplace_willOverflow EndeavourSoc.v(4890) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4890): object \"MmuPlugin_ports_1_entryToReplace_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_V EndeavourSoc.v(4913) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4913): object \"MmuPlugin_shared_pteBuffer_V\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4913 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_R EndeavourSoc.v(4914) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4914): object \"MmuPlugin_shared_pteBuffer_R\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_W EndeavourSoc.v(4915) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4915): object \"MmuPlugin_shared_pteBuffer_W\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4915 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_X EndeavourSoc.v(4916) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4916): object \"MmuPlugin_shared_pteBuffer_X\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164385 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_U EndeavourSoc.v(4917) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4917): object \"MmuPlugin_shared_pteBuffer_U\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4917 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_G EndeavourSoc.v(4918) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4918): object \"MmuPlugin_shared_pteBuffer_G\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4918 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_A EndeavourSoc.v(4919) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4919): object \"MmuPlugin_shared_pteBuffer_A\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_D EndeavourSoc.v(4920) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4920): object \"MmuPlugin_shared_pteBuffer_D\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_RSW EndeavourSoc.v(4921) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4921): object \"MmuPlugin_shared_pteBuffer_RSW\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4921 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string EndeavourSoc.v(5143) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5143): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string EndeavourSoc.v(5144) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5144): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string EndeavourSoc.v(5145) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5145): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string EndeavourSoc.v(5146) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5146): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string EndeavourSoc.v(5147) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5147): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string EndeavourSoc.v(5148) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5148): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string EndeavourSoc.v(5149) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5149): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string EndeavourSoc.v(5150) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5150): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string EndeavourSoc.v(5151) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5151): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string EndeavourSoc.v(5152) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5152): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string EndeavourSoc.v(5153) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5153): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string EndeavourSoc.v(5154) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5154): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string EndeavourSoc.v(5155) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5155): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string EndeavourSoc.v(5156) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5156): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string EndeavourSoc.v(5157) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5157): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string EndeavourSoc.v(5158) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5158): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string EndeavourSoc.v(5159) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5159): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string EndeavourSoc.v(5160) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5160): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5161) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5161): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string EndeavourSoc.v(5162) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5162): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string EndeavourSoc.v(5163) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5163): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string EndeavourSoc.v(5164) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5164): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string EndeavourSoc.v(5165) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5165): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string EndeavourSoc.v(5166) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5166): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string EndeavourSoc.v(5167) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5167): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string EndeavourSoc.v(5168) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5168): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string EndeavourSoc.v(5169) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5169): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string EndeavourSoc.v(5170) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5170): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string EndeavourSoc.v(5171) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5171): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string EndeavourSoc.v(5172) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5172): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164386 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string EndeavourSoc.v(5173) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5173): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string EndeavourSoc.v(5174) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5174): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string EndeavourSoc.v(5175) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5175): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string EndeavourSoc.v(5176) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5176): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string EndeavourSoc.v(5177) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5177): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string EndeavourSoc.v(5178) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5178): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string EndeavourSoc.v(5179) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5179): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string EndeavourSoc.v(5180) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5180): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string EndeavourSoc.v(5181) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5181): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string EndeavourSoc.v(5182) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5182): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string EndeavourSoc.v(5183) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5183): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string EndeavourSoc.v(5184) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5184): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string EndeavourSoc.v(5185) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5185): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string EndeavourSoc.v(5186) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5186): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5187) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5187): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5188) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5188): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string EndeavourSoc.v(5189) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5189): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string EndeavourSoc.v(5190) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5190): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string EndeavourSoc.v(5191) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5191): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string EndeavourSoc.v(5192) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5192): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string EndeavourSoc.v(5193) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5193): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string EndeavourSoc.v(5194) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5194): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string EndeavourSoc.v(5195) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5195): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string EndeavourSoc.v(5196) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5196): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string EndeavourSoc.v(5197) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5197): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string EndeavourSoc.v(5198) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5198): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string EndeavourSoc.v(5199) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5199): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string EndeavourSoc.v(5200) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5200): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string EndeavourSoc.v(5201) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5201): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string EndeavourSoc.v(5202) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5202): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_state_1_string EndeavourSoc.v(5203) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5203): object \"MmuPlugin_shared_state_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string EndeavourSoc.v(5204) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5204): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164387 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5205) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5205): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string EndeavourSoc.v(5206) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5206): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string EndeavourSoc.v(5207) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5207): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string EndeavourSoc.v(5208) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5208): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string EndeavourSoc.v(5209) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5209): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string EndeavourSoc.v(5210) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5210): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string EndeavourSoc.v(5211) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5211): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 EndeavourSoc.v(5278) " "Verilog HDL assignment warning at EndeavourSoc.v(5278): truncated value with size 32 to match size of target (27)" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(6942) " "Verilog HDL Case Statement information at EndeavourSoc.v(6942): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6942 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(6956) " "Verilog HDL Case Statement information at EndeavourSoc.v(6956): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6956 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(7422) " "Verilog HDL Case Statement information at EndeavourSoc.v(7422): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 7422 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(7436) " "Verilog HDL Case Statement information at EndeavourSoc.v(7436): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 7436 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(8651) " "Verilog HDL Case Statement information at EndeavourSoc.v(8651): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 8651 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(8671) " "Verilog HDL Case Statement information at EndeavourSoc.v(8671): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 8671 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(9258) " "Verilog HDL Case Statement information at EndeavourSoc.v(9258): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(9526) " "Verilog HDL Case Statement information at EndeavourSoc.v(9526): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9526 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164388 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_cache" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear EndeavourSoc.v(11551) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11551): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow EndeavourSoc.v(11553) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11553): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess EndeavourSoc.v(11582) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11582): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead EndeavourSoc.v(11584) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11584): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite EndeavourSoc.v(11585) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11585): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation EndeavourSoc.v(11589) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11589): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_0_sel EndeavourSoc.v(11590) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11590): object \"decodeStage_mmuRsp_ways_0_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_0_physical EndeavourSoc.v(11591) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11591): object \"decodeStage_mmuRsp_ways_0_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_1_sel EndeavourSoc.v(11592) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11592): object \"decodeStage_mmuRsp_ways_1_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_1_physical EndeavourSoc.v(11593) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11593): object \"decodeStage_mmuRsp_ways_1_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_2_sel EndeavourSoc.v(11594) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11594): object \"decodeStage_mmuRsp_ways_2_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_2_physical EndeavourSoc.v(11595) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11595): object \"decodeStage_mmuRsp_ways_2_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_3_sel EndeavourSoc.v(11596) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11596): object \"decodeStage_mmuRsp_ways_3_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_3_physical EndeavourSoc.v(11597) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11597): object \"decodeStage_mmuRsp_ways_3_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164393 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:vexRiscv_1\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\"" {  } { { "../spinal/EndeavourSoc.v" "dataCache_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu EndeavourSoc.v(10568) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10568): object \"haltCpu\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsReadCmd_valid EndeavourSoc.v(10569) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10569): object \"tagsReadCmd_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid EndeavourSoc.v(10577) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10577): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way EndeavourSoc.v(10578) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10578): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address EndeavourSoc.v(10579) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10579): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid EndeavourSoc.v(10580) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10580): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error EndeavourSoc.v(10581) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10581): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address EndeavourSoc.v(10582) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10582): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent EndeavourSoc.v(10635) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10635): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute EndeavourSoc.v(10643) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10643): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation EndeavourSoc.v(10646) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10646): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_0_sel EndeavourSoc.v(10647) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10647): object \"stageB_mmuRsp_ways_0_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_0_physical EndeavourSoc.v(10648) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10648): object \"stageB_mmuRsp_ways_0_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_1_sel EndeavourSoc.v(10649) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10649): object \"stageB_mmuRsp_ways_1_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_1_physical EndeavourSoc.v(10650) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10650): object \"stageB_mmuRsp_ways_1_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_2_sel EndeavourSoc.v(10651) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10651): object \"stageB_mmuRsp_ways_2_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_2_physical EndeavourSoc.v(10652) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10652): object \"stageB_mmuRsp_ways_2_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_3_sel EndeavourSoc.v(10653) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10653): object \"stageB_mmuRsp_ways_3_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_3_physical EndeavourSoc.v(10654) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10654): object \"stageB_mmuRsp_ways_3_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid EndeavourSoc.v(10656) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10656): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address EndeavourSoc.v(10658) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10658): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writesPending EndeavourSoc.v(10535) " "Output port \"io_cpu_writesPending\" at EndeavourSoc.v(10535) has no driver" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10535 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715296164397 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedOnChipRam Axi4SharedOnChipRam:internalRam " "Elaborating entity \"Axi4SharedOnChipRam\" for hierarchy \"Axi4SharedOnChipRam:internalRam\"" {  } { { "../spinal/EndeavourSoc.v" "internalRam" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_addr EndeavourSoc.v(3340) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3340): object \"stage1_payload_fragment_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164399 "|EndeavourSoc|Axi4SharedOnChipRam:internalRam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_size EndeavourSoc.v(3342) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3342): object \"stage1_payload_fragment_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164399 "|EndeavourSoc|Axi4SharedOnChipRam:internalRam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_burst EndeavourSoc.v(3343) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3343): object \"stage1_payload_fragment_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164399 "|EndeavourSoc|Axi4SharedOnChipRam:internalRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram_1wrs Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram " "Elaborating entity \"Ram_1wrs\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\"" {  } { { "../spinal/EndeavourSoc.v" "ram" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRAM Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram " "Elaborating entity \"OnChipRAM\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\"" {  } { { "../verilog/internal_ram.sv" "internal_ram" { Text "/home/petya/endeavour/rtl/verilog/internal_ram.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\"" {  } { { "OnChipRAM.v" "altsyncram_component" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\"" {  } { { "OnChipRAM.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../software/bios/bios.hex " "Parameter \"init_file\" = \"../../software/bios/bios.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296164411 ""}  } { { "OnChipRAM.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296164411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sk1 " "Found entity 1: altsyncram_0sk1" {  } { { "db/altsyncram_0sk1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_0sk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296164443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296164443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sk1 Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\|altsyncram_0sk1:auto_generated " "Elaborating entity \"altsyncram_0sk1\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\|altsyncram_0sk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedToApb3Bridge Axi4SharedToApb3Bridge:apbBridge " "Elaborating entity \"Axi4SharedToApb3Bridge\" for hierarchy \"Axi4SharedToApb3Bridge:apbBridge\"" {  } { { "../spinal/EndeavourSoc.v" "apbBridge" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phase_string EndeavourSoc.v(3071) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3071): object \"phase_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3071 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3088) " "Verilog HDL Case Statement information at EndeavourSoc.v(3088): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3088 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3108) " "Verilog HDL Case Statement information at EndeavourSoc.v(3108): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3128) " "Verilog HDL Case Statement information at EndeavourSoc.v(3128): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3143) " "Verilog HDL Case Statement information at EndeavourSoc.v(3143): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3158) " "Verilog HDL Case Statement information at EndeavourSoc.v(3158): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3177) " "Verilog HDL Case Statement information at EndeavourSoc.v(3177): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3203) " "Verilog HDL Case Statement information at EndeavourSoc.v(3203): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3233) " "Verilog HDL Case Statement information at EndeavourSoc.v(3233): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3233 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715296164450 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyDecoder Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1 " "Elaborating entity \"Axi4ReadOnlyDecoder\" for hierarchy \"Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1\"" {  } { { "../spinal/EndeavourSoc.v" "axi4ReadOnlyDecoder_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingCmdCounter_willOverflow EndeavourSoc.v(2898) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2898): object \"pendingCmdCounter_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2898 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164452 "|EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readRspIndex EndeavourSoc.v(2909) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2909): object \"readRspIndex\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2909 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164452 "|EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyErrorSlave Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1\|Axi4ReadOnlyErrorSlave:errorSlave " "Elaborating entity \"Axi4ReadOnlyErrorSlave\" for hierarchy \"Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1\|Axi4ReadOnlyErrorSlave:errorSlave\"" {  } { { "../spinal/EndeavourSoc.v" "errorSlave" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164452 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data EndeavourSoc.v(10425) " "Output port \"io_axi_r_payload_data\" at EndeavourSoc.v(10425) has no driver" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715296164453 "|EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedDecoder Axi4SharedDecoder:dbus_axi_decoder " "Elaborating entity \"Axi4SharedDecoder\" for hierarchy \"Axi4SharedDecoder:dbus_axi_decoder\"" {  } { { "../spinal/EndeavourSoc.v" "dbus_axi_decoder" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingDataCounter_willOverflow EndeavourSoc.v(2596) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2596): object \"pendingDataCounter_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164455 "|EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedErrorSlave Axi4SharedDecoder:dbus_axi_decoder\|Axi4SharedErrorSlave:errorSlave " "Elaborating entity \"Axi4SharedErrorSlave\" for hierarchy \"Axi4SharedDecoder:dbus_axi_decoder\|Axi4SharedErrorSlave:errorSlave\"" {  } { { "../spinal/EndeavourSoc.v" "errorSlave" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164455 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data EndeavourSoc.v(10345) " "Output port \"io_axi_r_payload_data\" at EndeavourSoc.v(10345) has no driver" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715296164456 "|EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter Axi4SharedArbiter:ram_ctrl_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\"" {  } { { "../spinal/EndeavourSoc.v" "ram_ctrl_axi_arbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_addr EndeavourSoc.v(2289) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2289): object \"cmdRouteFork_thrown_payload_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164457 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_len EndeavourSoc.v(2290) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2290): object \"cmdRouteFork_thrown_payload_len\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164457 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_size EndeavourSoc.v(2291) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2291): object \"cmdRouteFork_thrown_payload_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164457 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_burst EndeavourSoc.v(2292) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2292): object \"cmdRouteFork_thrown_payload_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164457 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_write EndeavourSoc.v(2293) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2293): object \"cmdRouteFork_thrown_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164457 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready EndeavourSoc.v(2297) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2297): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164457 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_2 Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamArbiter_2:cmdArbiter " "Elaborating entity \"StreamArbiter_2\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamArbiter_2:cmdArbiter\"" {  } { { "../spinal/EndeavourSoc.v" "cmdArbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoLowLatency_2 Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo " "Elaborating entity \"StreamFifoLowLatency_2\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo\"" {  } { { "../spinal/EndeavourSoc.v" "cmdRouteFork_thrown_translated_fifo" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifo_2 Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo\|StreamFifo_2:fifo " "Elaborating entity \"StreamFifo_2\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo\|StreamFifo_2:fifo\"" {  } { { "../spinal/EndeavourSoc.v" "fifo" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_ptr_wentUp EndeavourSoc.v(11821) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11821): object \"logic_ptr_wentUp\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164460 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_push_onRam_write_valid EndeavourSoc.v(11823) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11823): object \"logic_push_onRam_write_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11823 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164460 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_push_onRam_write_payload_address EndeavourSoc.v(11824) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11824): object \"logic_push_onRam_write_payload_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164460 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_pop_addressGen_payload EndeavourSoc.v(11827) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11827): object \"logic_pop_addressGen_payload\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11827 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164460 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_1 Axi4SharedArbiter_1:internalRam_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_1\" for hierarchy \"Axi4SharedArbiter_1:internalRam_io_axi_arbiter\"" {  } { { "../spinal/EndeavourSoc.v" "internalRam_io_axi_arbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_addr EndeavourSoc.v(1990) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1990): object \"cmdRouteFork_thrown_payload_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164461 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_len EndeavourSoc.v(1991) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1991): object \"cmdRouteFork_thrown_payload_len\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164462 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_size EndeavourSoc.v(1992) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1992): object \"cmdRouteFork_thrown_payload_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1992 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164462 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_burst EndeavourSoc.v(1993) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1993): object \"cmdRouteFork_thrown_payload_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164462 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_write EndeavourSoc.v(1994) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1994): object \"cmdRouteFork_thrown_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1994 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164462 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready EndeavourSoc.v(1998) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1998): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1998 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164462 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_1 Axi4SharedArbiter_1:internalRam_io_axi_arbiter\|StreamArbiter_1:cmdArbiter " "Elaborating entity \"StreamArbiter_1\" for hierarchy \"Axi4SharedArbiter_1:internalRam_io_axi_arbiter\|StreamArbiter_1:cmdArbiter\"" {  } { { "../spinal/EndeavourSoc.v" "cmdArbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_2 Axi4SharedArbiter_2:apbBridge_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_2\" for hierarchy \"Axi4SharedArbiter_2:apbBridge_io_axi_arbiter\"" {  } { { "../spinal/EndeavourSoc.v" "apbBridge_io_axi_arbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_addr EndeavourSoc.v(1710) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1710): object \"cmdRouteFork_thrown_payload_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1710 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_id EndeavourSoc.v(1711) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1711): object \"cmdRouteFork_thrown_payload_id\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1711 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_len EndeavourSoc.v(1712) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1712): object \"cmdRouteFork_thrown_payload_len\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1712 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_size EndeavourSoc.v(1713) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1713): object \"cmdRouteFork_thrown_payload_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1713 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_burst EndeavourSoc.v(1714) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1714): object \"cmdRouteFork_thrown_payload_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1714 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_write EndeavourSoc.v(1715) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1715): object \"cmdRouteFork_thrown_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready EndeavourSoc.v(1719) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1719): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715296164465 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter Axi4SharedArbiter_2:apbBridge_io_axi_arbiter\|StreamArbiter:cmdArbiter " "Elaborating entity \"StreamArbiter\" for hierarchy \"Axi4SharedArbiter_2:apbBridge_io_axi_arbiter\|StreamArbiter:cmdArbiter\"" {  } { { "../spinal/EndeavourSoc.v" "cmdArbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Decoder_1 Apb3Decoder_1:io_apb_decoder " "Elaborating entity \"Apb3Decoder_1\" for hierarchy \"Apb3Decoder_1:io_apb_decoder\"" {  } { { "../spinal/EndeavourSoc.v" "io_apb_decoder" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Router_1 Apb3Router_1:apb3Router_3 " "Elaborating entity \"Apb3Router_1\" for hierarchy \"Apb3Router_1:apb3Router_3\"" {  } { { "../spinal/EndeavourSoc.v" "apb3Router_3" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296164472 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168490 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred RAM node \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168492 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168493 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168494 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168494 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168494 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168494 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "AudioController:peripheral_audio_ctrl\|fifo_rtl_0 " "Inferred RAM node \"AudioController:peripheral_audio_ctrl\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715296168494 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartController:peripheral_uart_ctrl\|fifo_tx_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartController:peripheral_uart_ctrl\|fifo_tx_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AudioController:peripheral_audio_ctrl\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AudioController:peripheral_audio_ctrl\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartController:peripheral_uart_ctrl\|fifo_rx_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartController:peripheral_uart_ctrl\|fifo_rx_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715296172425 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715296172425 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult3\"" {  } { { "../spinal/EndeavourSoc.v" "Mult3" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6364 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296172428 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult1\"" {  } { { "../spinal/EndeavourSoc.v" "Mult1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6362 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296172428 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult0\"" {  } { { "../spinal/EndeavourSoc.v" "Mult0" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6361 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296172428 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult2\"" {  } { { "../spinal/EndeavourSoc.v" "Mult2" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6363 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296172428 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715296172428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ad1 " "Found entity 1: altsyncram_1ad1" {  } { { "db/altsyncram_1ad1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_1ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UartController:peripheral_uart_ctrl\|altsyncram:fifo_tx_rtl_0 " "Elaborated megafunction instantiation \"UartController:peripheral_uart_ctrl\|altsyncram:fifo_tx_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartController:peripheral_uart_ctrl\|altsyncram:fifo_tx_rtl_0 " "Instantiated megafunction \"UartController:peripheral_uart_ctrl\|altsyncram:fifo_tx_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dg1 " "Found entity 1: altsyncram_6dg1" {  } { { "db/altsyncram_6dg1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_6dg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172535 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_47g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172579 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcd1 " "Found entity 1: altsyncram_mcd1" {  } { { "db/altsyncram_mcd1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_mcd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172621 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9d1 " "Found entity 1: altsyncram_s9d1" {  } { { "db/altsyncram_s9d1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_s9d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioController:peripheral_audio_ctrl\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"AudioController:peripheral_audio_ctrl\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioController:peripheral_audio_ctrl\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"AudioController:peripheral_audio_ctrl\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfg1 " "Found entity 1: altsyncram_sfg1" {  } { { "db/altsyncram_sfg1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_sfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UartController:peripheral_uart_ctrl\|altsyncram:fifo_rx_rtl_0 " "Elaborated megafunction instantiation \"UartController:peripheral_uart_ctrl\|altsyncram:fifo_rx_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartController:peripheral_uart_ctrl\|altsyncram:fifo_rx_rtl_0 " "Instantiated megafunction \"UartController:peripheral_uart_ctrl\|altsyncram:fifo_rx_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_8dg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult3\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6364 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult3 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172749 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6364 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/mult_tns.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult1\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6362 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult1 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172781 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6362 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/mult_tgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715296172811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296172811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult0\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6361 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172814 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6361 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult2\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6363 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296172817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult2 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715296172817 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6363 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715296172817 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715296173542 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1398 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1702 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 458 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1701 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2279 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10310 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2280 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 457 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10185 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1980 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1981 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2606 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4682 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9050 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10683 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11541 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4372 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715296173688 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715296173688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715296178715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715296184723 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[1\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[1\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[1\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[2\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[2\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[2\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[3\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[3\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[3\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[4\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[4\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[4\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[5\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[5\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[5\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[6\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[6\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[6\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[7\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[7\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[7\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[8\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[8\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[8\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[9\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[9\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[9\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[10\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[10\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[10\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[11\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[11\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[11\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[12\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[12\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[12\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[13\] " "Logic cell \"ddr_sdram_ctrl:ram_ctrl\|DDR_A_DEFAULT\[13\]\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "DDR_A_DEFAULT\[13\]" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[1\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[1\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[1\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[25\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[25\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[25\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[24\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[24\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[24\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[23\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[23\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[23\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[22\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[22\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[22\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[21\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[21\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[21\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[20\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[20\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[20\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[19\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[19\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[19\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[18\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[18\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[18\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[17\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[17\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[17\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[16\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[16\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[16\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[15\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[15\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[15\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[14\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[14\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[14\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[13\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[13\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[13\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[12\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[12\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[12\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[11\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[11\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[11\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[10\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[10\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[10\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[9\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[9\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[9\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[8\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[8\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[8\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[7\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[7\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[7\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[6\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[6\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[6\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[5\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[5\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[5\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[4\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[4\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[4\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[3\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[3\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[3\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[2\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[2\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[2\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[0\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[0\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[0\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[26\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[26\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[26\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[27\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[27\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[27\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[28\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[28\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[28\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[29\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[29\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[29\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[30\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[30\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[30\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[31\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[31\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[31\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4155 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[0\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[0\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[0\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[1\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[1\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[1\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[2\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[2\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[2\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[7\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[7\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[7\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[15\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[15\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[15\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[31\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[31\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[31\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[6\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[6\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[6\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[14\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[14\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[14\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[30\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[30\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[30\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[5\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[5\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[5\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[13\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[13\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[13\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[29\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[29\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[29\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[4\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[4\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[4\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[12\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[12\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[12\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[28\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[28\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[28\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[3\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[3\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[3\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[11\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[11\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[11\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[27\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[27\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[27\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[10\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[10\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[10\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[26\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[26\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[26\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[9\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[9\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[9\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[25\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[25\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[25\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[8\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[8\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[8\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[24\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[24\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[24\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[23\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[23\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[23\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[22\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[22\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[22\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[21\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[21\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[21\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[20\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[20\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[20\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[19\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[19\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[19\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[18\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[18\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[18\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[17\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[17\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[17\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[16\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[16\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[16\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296184783 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715296184783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.map.smsg " "Generated suppressed messages file /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296185018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715296185621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715296185621 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_plla_clk0 " "No output dependent on input pin \"io_plla_clk0\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296186263 "|EndeavourSoc|io_plla_clk0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_plla_clk1 " "No output dependent on input pin \"io_plla_clk1\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296186263 "|EndeavourSoc|io_plla_clk1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_plla_clk2 " "No output dependent on input pin \"io_plla_clk2\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296186263 "|EndeavourSoc|io_plla_clk2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_pllb_clk0 " "No output dependent on input pin \"io_pllb_clk0\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296186263 "|EndeavourSoc|io_pllb_clk0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_pllb_clk1 " "No output dependent on input pin \"io_pllb_clk1\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296186263 "|EndeavourSoc|io_pllb_clk1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_pllb_clk2 " "No output dependent on input pin \"io_pllb_clk2\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715296186263 "|EndeavourSoc|io_pllb_clk2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715296186263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9264 " "Implemented 9264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715296186264 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715296186264 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715296186264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8845 " "Implemented 8845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715296186264 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715296186264 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715296186264 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715296186264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715296186264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 320 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 320 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715296186312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 01:09:46 2024 " "Processing ended: Fri May 10 01:09:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715296186312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715296186312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715296186312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715296186312 ""}
