{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508468083233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508468083234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:54:43 2017 " "Processing started: Thu Oct 19 22:54:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508468083234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468083234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468083235 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1508468083492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_hex-design " "Found design unit 1: dec_to_hex-design" {  } { { "dec_to_hex.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/dec_to_hex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095836 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_hex " "Found entity 1: dec_to_hex" {  } { { "dec_to_hex.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/dec_to_hex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd 1 0 " "Found 1 design units, including 0 entities, in source file GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_PACKAGE_COMPARE " "Found design unit 1: GUTIERREZ_ADDER_PACKAGE_COMPARE" {  } { { "GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TEST_OPCODE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_OPCODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TEST_OPCODE-arch_test_opcode " "Found design unit 1: GUTIERREZ_TEST_OPCODE-arch_test_opcode" {  } { { "GUTIERREZ_TEST_OPCODE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095839 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TEST_OPCODE " "Found entity 1: GUTIERREZ_TEST_OPCODE" {  } { { "GUTIERREZ_TEST_OPCODE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_OPT_CODE_PACKAGE.vhd 1 0 " "Found 1 design units, including 0 entities, in source file GUTIERREZ_OPT_CODE_PACKAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_OPT_CODE_PACKAGE " "Found design unit 1: GUTIERREZ_OPT_CODE_PACKAGE" {  } { { "GUTIERREZ_OPT_CODE_PACKAGE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPT_CODE_PACKAGE.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_OPCODE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_OPCODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_OPCODE-DESIGN_OPCODE " "Found design unit 1: GUTIERREZ_OPCODE-DESIGN_OPCODE" {  } { { "GUTIERREZ_OPCODE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095840 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_OPCODE " "Found entity 1: GUTIERREZ_OPCODE" {  } { { "GUTIERREZ_OPCODE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_FULL_ADDER_USING_GATES.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_FULL_ADDER_USING_GATES.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_FULL_ADDER_USING_GATES-arch " "Found design unit 1: GUTIERREZ_FULL_ADDER_USING_GATES-arch" {  } { { "GUTIERREZ_FULL_ADDER_USING_GATES.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095841 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_FULL_ADDER_USING_GATES " "Found entity 1: GUTIERREZ_FULL_ADDER_USING_GATES" {  } { { "GUTIERREZ_FULL_ADDER_USING_GATES.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_COMPARE_8_BITS_ADVANCE-IDEA_8 " "Found design unit 1: GUTIERREZ_COMPARE_8_BITS_ADVANCE-IDEA_8" {  } { { "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095842 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_COMPARE_8_BITS_ADVANCE " "Found entity 1: GUTIERREZ_COMPARE_8_BITS_ADVANCE" {  } { { "GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_XOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_XOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_XOR-design_XOR " "Found design unit 1: GUTIERREZ_BITWISE_XOR-design_XOR" {  } { { "GUTIERREZ_BITWISE_XOR.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_XOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095843 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_XOR " "Found entity 1: GUTIERREZ_BITWISE_XOR" {  } { { "GUTIERREZ_BITWISE_XOR.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_XOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_SHIFT_RIGHT-design_SHIFT_RIGHT " "Found design unit 1: GUTIERREZ_BITWISE_SHIFT_RIGHT-design_SHIFT_RIGHT" {  } { { "GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095844 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_SHIFT_RIGHT " "Found entity 1: GUTIERREZ_BITWISE_SHIFT_RIGHT" {  } { { "GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_SHIFT_LEFT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_SHIFT_LEFT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_SHIFT_LEFT-design_SHIFT_LEFT " "Found design unit 1: GUTIERREZ_BITWISE_SHIFT_LEFT-design_SHIFT_LEFT" {  } { { "GUTIERREZ_BITWISE_SHIFT_LEFT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_LEFT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095845 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_SHIFT_LEFT " "Found entity 1: GUTIERREZ_BITWISE_SHIFT_LEFT" {  } { { "GUTIERREZ_BITWISE_SHIFT_LEFT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_LEFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_ROTATE_RIGHT-design_ROTATE_RIGHT " "Found design unit 1: GUTIERREZ_BITWISE_ROTATE_RIGHT-design_ROTATE_RIGHT" {  } { { "GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095846 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_ROTATE_RIGHT " "Found entity 1: GUTIERREZ_BITWISE_ROTATE_RIGHT" {  } { { "GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_ROTATE_LEFT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_ROTATE_LEFT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_ROTATE_LEFT-design_ROTATE_LEFT " "Found design unit 1: GUTIERREZ_BITWISE_ROTATE_LEFT-design_ROTATE_LEFT" {  } { { "GUTIERREZ_BITWISE_ROTATE_LEFT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_LEFT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095847 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_ROTATE_LEFT " "Found entity 1: GUTIERREZ_BITWISE_ROTATE_LEFT" {  } { { "GUTIERREZ_BITWISE_ROTATE_LEFT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_LEFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_OR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_OR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_OR-design_OR " "Found design unit 1: GUTIERREZ_BITWISE_OR-design_OR" {  } { { "GUTIERREZ_BITWISE_OR.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_OR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095848 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_OR " "Found entity 1: GUTIERREZ_BITWISE_OR" {  } { { "GUTIERREZ_BITWISE_OR.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_OR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_NOT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_NOT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_NOT-design_NOT " "Found design unit 1: GUTIERREZ_BITWISE_NOT-design_NOT" {  } { { "GUTIERREZ_BITWISE_NOT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_NOT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095849 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_NOT " "Found entity 1: GUTIERREZ_BITWISE_NOT" {  } { { "GUTIERREZ_BITWISE_NOT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_NOT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_BITWISE_AND.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_AND.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_BITWISE_AND-design_and " "Found design unit 1: GUTIERREZ_BITWISE_AND-design_and" {  } { { "GUTIERREZ_BITWISE_AND.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_AND.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095850 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_BITWISE_AND " "Found entity 1: GUTIERREZ_BITWISE_AND" {  } { { "GUTIERREZ_BITWISE_AND.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_AND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_8_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_8_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADD_SUB_8_BITS-STRUCTURE_8 " "Found design unit 1: GUTIERREZ_ADD_SUB_8_BITS-STRUCTURE_8" {  } { { "GUTIERREZ_ADD_SUB_8_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_8_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095851 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_8_BITS " "Found entity 1: GUTIERREZ_ADD_SUB_8_BITS" {  } { { "GUTIERREZ_ADD_SUB_8_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_8_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_8_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_8_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_8_BITS-DESIGN_8 " "Found design unit 1: GUTIERREZ_ADDER_8_BITS-DESIGN_8" {  } { { "GUTIERREZ_ADDER_8_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095852 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADDER_8_BITS " "Found entity 1: GUTIERREZ_ADDER_8_BITS" {  } { { "GUTIERREZ_ADDER_8_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_COMPARE_LPM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_LPM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gutierrez_compare_lpm-SYN " "Found design unit 1: gutierrez_compare_lpm-SYN" {  } { { "GUTIERREZ_COMPARE_LPM.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_LPM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095853 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_COMPARE_LPM " "Found entity 1: GUTIERREZ_COMPARE_LPM" {  } { { "GUTIERREZ_COMPARE_LPM.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_LPM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gutierrez_add_sub_6_bits_lpm-SYN " "Found design unit 1: gutierrez_add_sub_6_bits_lpm-SYN" {  } { { "GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095854 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_6_BITS_LPM " "Found entity 1: GUTIERREZ_ADD_SUB_6_BITS_LPM" {  } { { "GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_6_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_6_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_6_BITS-DESIGN_6 " "Found design unit 1: GUTIERREZ_ADDER_6_BITS-DESIGN_6" {  } { { "GUTIERREZ_ADDER_6_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095855 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADDER_6_BITS " "Found entity 1: GUTIERREZ_ADDER_6_BITS" {  } { { "GUTIERREZ_ADDER_6_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADD_SUB_6_BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_6_BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADD_SUB_6_BITS-STRUCTURE_6 " "Found design unit 1: GUTIERREZ_ADD_SUB_6_BITS-STRUCTURE_6" {  } { { "GUTIERREZ_ADD_SUB_6_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095856 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_ADD_SUB_6_BITS " "Found entity 1: GUTIERREZ_ADD_SUB_6_BITS" {  } { { "GUTIERREZ_ADD_SUB_6_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_DEC_TO_HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_DEC_TO_HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_DEC_TO_HEX-design " "Found design unit 1: GUTIERREZ_DEC_TO_HEX-design" {  } { { "GUTIERREZ_DEC_TO_HEX.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_DEC_TO_HEX.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095857 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_DEC_TO_HEX " "Found entity 1: GUTIERREZ_DEC_TO_HEX" {  } { { "GUTIERREZ_DEC_TO_HEX.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_DEC_TO_HEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_INTEGRATION_PROJECT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_INTEGRATION_PROJECT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_INTEGRATION_PROJECT-DESIGN_INTEGRATION " "Found design unit 1: GUTIERREZ_INTEGRATION_PROJECT-DESIGN_INTEGRATION" {  } { { "GUTIERREZ_INTEGRATION_PROJECT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095858 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_INTEGRATION_PROJECT " "Found entity 1: GUTIERREZ_INTEGRATION_PROJECT" {  } { { "GUTIERREZ_INTEGRATION_PROJECT.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468095858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468095858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GUTIERREZ_OPCODE " "Elaborating entity \"GUTIERREZ_OPCODE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508468095995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout_temp GUTIERREZ_OPCODE.vhd(30) " "Verilog HDL or VHDL warning at GUTIERREZ_OPCODE.vhd(30): object \"Cout_temp\" assigned a value but never read" {  } { { "GUTIERREZ_OPCODE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508468095998 "|GUTIERREZ_OPCODE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout_temp1 GUTIERREZ_OPCODE.vhd(30) " "Verilog HDL or VHDL warning at GUTIERREZ_OPCODE.vhd(30): object \"Cout_temp1\" assigned a value but never read" {  } { { "GUTIERREZ_OPCODE.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508468095998 "|GUTIERREZ_OPCODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_ADD_SUB_6_BITS GUTIERREZ_ADD_SUB_6_BITS:ADDITION " "Elaborating entity \"GUTIERREZ_ADD_SUB_6_BITS\" for hierarchy \"GUTIERREZ_ADD_SUB_6_BITS:ADDITION\"" {  } { { "GUTIERREZ_OPCODE.vhd" "ADDITION" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow2 GUTIERREZ_ADD_SUB_6_BITS.vhd(20) " "Verilog HDL or VHDL warning at GUTIERREZ_ADD_SUB_6_BITS.vhd(20): object \"overflow2\" assigned a value but never read" {  } { { "GUTIERREZ_ADD_SUB_6_BITS.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508468096025 "|GUTIERREZ_ADD_SUB_6_BITS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_ADDER_6_BITS GUTIERREZ_ADD_SUB_6_BITS:ADDITION\|GUTIERREZ_ADDER_6_BITS:THIRD " "Elaborating entity \"GUTIERREZ_ADDER_6_BITS\" for hierarchy \"GUTIERREZ_ADD_SUB_6_BITS:ADDITION\|GUTIERREZ_ADDER_6_BITS:THIRD\"" {  } { { "GUTIERREZ_ADD_SUB_6_BITS.vhd" "THIRD" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_FULL_ADDER_USING_GATES GUTIERREZ_ADD_SUB_6_BITS:ADDITION\|GUTIERREZ_ADDER_6_BITS:THIRD\|GUTIERREZ_FULL_ADDER_USING_GATES:FIRST " "Elaborating entity \"GUTIERREZ_FULL_ADDER_USING_GATES\" for hierarchy \"GUTIERREZ_ADD_SUB_6_BITS:ADDITION\|GUTIERREZ_ADDER_6_BITS:THIRD\|GUTIERREZ_FULL_ADDER_USING_GATES:FIRST\"" {  } { { "GUTIERREZ_ADDER_6_BITS.vhd" "FIRST" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_ADD_SUB_6_BITS_LPM GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM " "Elaborating entity \"GUTIERREZ_ADD_SUB_6_BITS_LPM\" for hierarchy \"GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\"" {  } { { "GUTIERREZ_OPCODE.vhd" "ADDITION_LPM" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" "LPM_ADD_SUB_component" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508468096099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508468096099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508468096099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508468096099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508468096099 ""}  } { { "GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508468096099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cch " "Found entity 1: add_sub_cch" {  } { { "db/add_sub_cch.tdf" "" { Text "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/db/add_sub_cch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508468096152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468096152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cch GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cch:auto_generated " "Elaborating entity \"add_sub_cch\" for hierarchy \"GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cch:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468096153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508468096821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508468097537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508468097537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508468097591 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508468097591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508468097591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508468097591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508468097600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:54:57 2017 " "Processing ended: Thu Oct 19 22:54:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508468097600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508468097600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508468097600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508468097600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1508468098494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508468098495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:54:58 2017 " "Processing started: Thu Oct 19 22:54:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508468098495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508468098495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508468098495 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1508468098625 ""}
{ "Info" "0" "" "Project  = GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Project  = GUTIERREZ_JETER_LAB_5_FALL_2017" 0 0 "Fitter" 0 0 1508468098626 ""}
{ "Info" "0" "" "Revision = GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Revision = GUTIERREZ_JETER_LAB_5_FALL_2017" 0 0 "Fitter" 0 0 1508468098626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508468098685 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GUTIERREZ_JETER_LAB_5_FALL_2017 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"GUTIERREZ_JETER_LAB_5_FALL_2017\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508468098691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508468098759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508468098759 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508468099112 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508468099118 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508468099207 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508468099207 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/" { { 0 { 0 ""} 0 277 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508468099211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/" { { 0 { 0 ""} 0 279 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508468099211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/" { { 0 { 0 ""} 0 281 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508468099211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/" { { 0 { 0 ""} 0 283 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508468099211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/STORAGE/Quartus_Installation/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/" { { 0 { 0 ""} 0 285 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508468099211 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508468099211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508468099219 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 27 " "No exact pin location assignment(s) for 1 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1508468099831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GUTIERREZ_JETER_LAB_5_FALL_2017.sdc " "Synopsys Design Constraints File file not found: 'GUTIERREZ_JETER_LAB_5_FALL_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508468100031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508468100032 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508468100034 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508468100034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508468100034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508468100248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508468100248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508468100249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508468100250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508468100250 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508468100250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508468100250 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508468100250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508468100263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508468100263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508468100263 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1508468100268 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1508468100268 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508468100268 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 18 47 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 64 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508468100269 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1508468100269 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508468100269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[0\] " "Node \"DISPLAY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[10\] " "Node \"DISPLAY\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[11\] " "Node \"DISPLAY\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[12\] " "Node \"DISPLAY\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[13\] " "Node \"DISPLAY\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[1\] " "Node \"DISPLAY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[2\] " "Node \"DISPLAY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[3\] " "Node \"DISPLAY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[4\] " "Node \"DISPLAY\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[5\] " "Node \"DISPLAY\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[6\] " "Node \"DISPLAY\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[7\] " "Node \"DISPLAY\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[8\] " "Node \"DISPLAY\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DISPLAY\[9\] " "Node \"DISPLAY\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OVERFLOW " "Node \"OVERFLOW\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/STORAGE/Quartus_Installation/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OVERFLOW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508468100321 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1508468100321 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508468100322 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1508468100328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508468103173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508468103296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508468103338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508468106040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508468106040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508468106238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508468109684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508468109684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1508468110315 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508468110315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508468110316 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508468110444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508468110453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508468110735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508468110735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508468111006 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508468111354 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508468111612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/output_files/GUTIERREZ_JETER_LAB_5_FALL_2017.fit.smsg " "Generated suppressed messages file /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/output_files/GUTIERREZ_JETER_LAB_5_FALL_2017.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508468111656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1568 " "Peak virtual memory: 1568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508468111883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:55:11 2017 " "Processing ended: Thu Oct 19 22:55:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508468111883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508468111883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508468111883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508468111883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1508468112874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508468112875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:55:12 2017 " "Processing started: Thu Oct 19 22:55:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508468112875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508468112875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508468112875 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508468115606 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508468115737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508468116025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:55:16 2017 " "Processing ended: Thu Oct 19 22:55:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508468116025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508468116025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508468116025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508468116025 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1508468116114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1508468116785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508468116785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:55:16 2017 " "Processing started: Thu Oct 19 22:55:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508468116785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468116785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 " "Command: quartus_sta GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468116785 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1508468116951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117139 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GUTIERREZ_JETER_LAB_5_FALL_2017.sdc " "Synopsys Design Constraints File file not found: 'GUTIERREZ_JETER_LAB_5_FALL_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117596 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1508468117597 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117597 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117598 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117598 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1508468117599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508468117611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508468117617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.087 " "Worst-case setup slack is -1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087              -2.591 CLOCK  " "   -1.087              -2.591 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 CLOCK  " "    0.440               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLOCK  " "   -3.000             -15.850 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117623 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508468117639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117944 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508468117972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.892 " "Worst-case setup slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -2.059 CLOCK  " "   -0.892              -2.059 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLOCK  " "    0.387               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLOCK  " "   -3.000             -15.850 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468117976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468117976 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508468117988 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508468118072 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.002 " "Worst-case setup slack is -0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 CLOCK  " "   -0.002              -0.002 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLOCK  " "    0.201               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.901 CLOCK  " "   -3.000             -13.901 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508468118076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508468118436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:55:18 2017 " "Processing ended: Thu Oct 19 22:55:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508468118436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508468118436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508468118436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468118436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508468119251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508468119252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:55:19 2017 " "Processing started: Thu Oct 19 22:55:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508468119252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1508468119252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1508468119252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_85c_slow.vo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_85c_slow.vo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_0c_slow.vo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_0c_slow.vo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_min_1200mv_0c_fast.vo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_min_1200mv_0c_fast.vo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017.vo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017.vo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_85c_v_slow.sdo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_85c_v_slow.sdo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_0c_v_slow.sdo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_7_1200mv_0c_v_slow.sdo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_min_1200mv_0c_v_fast.sdo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_min_1200mv_0c_v_fast.sdo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_5_FALL_2017_v.sdo /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_5_FALL_2017_v.sdo in folder \"/mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508468119880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1326 " "Peak virtual memory: 1326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508468119912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:55:19 2017 " "Processing ended: Thu Oct 19 22:55:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508468119912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508468119912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508468119912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1508468119912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1508468120014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508468127892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508468127892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:55:27 2017 " "Processing started: Thu Oct 19 22:55:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508468127892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1508468127892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 --netlist_type=sgate " "Command: quartus_npp GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1508468127892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508468128015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:55:28 2017 " "Processing ended: Thu Oct 19 22:55:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508468128015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508468128015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508468128015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1508468128015 ""}
