# wallace-tree-16bit
16-bit Array Multiplier and Pipelined Wallace Tree Multiplier in Verilog
# 16-bit Wallace Tree Multiplier

This project implements a 16-bit Wallace Tree Multiplier using Verilog HDL.

## Files
Array multilpier:-
- array_multiplier.v
- array_multiplier_tb.v
Wallace tree multiplier:-
- bk.v 
- mine.v
- wallace_tb_plz.v


## Tools Used
- Verilog HDL
- Xilinx Vivado
