0.6
2019.2
Nov  6 2019
21:57:16
E:/mips_pro/computer-organization-and-design/MiniMIPS32.sim/sim_1/behav/xsim/glbl.v,1666006354,verilog,,,,glbl,,,,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,1666103691,verilog,,,,MiniMIPS32_SYS_tb,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v,1666006355,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v,,clkdiv,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,1666006355,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v,,clkdiv_clk_wiz,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/data_ram/sim/data_ram.v,1666169427,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1666169184,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,,inst_rom,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v,1666183279,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,MiniMIPS32,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v,1666010105,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/exe_stage.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,MiniMIPS32_SYS,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/Mux2.v,1666092530,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/exe_stage.v,,Mux2,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,1666006355,verilog,,,,,,,,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/exe_stage.v,1666187267,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/exemem_reg.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,exe_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/exemem_reg.v,1666010105,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/hilo.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,exemem_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/hilo.v,1666006355,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/id_stage.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,hilo,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/id_stage.v,1666183587,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/idexe_reg.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v;E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/Mux2.v,id_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/idexe_reg.v,1666013043,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/if_stage.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,idexe_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/if_stage.v,1666168152,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/ifid_reg.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,if_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/ifid_reg.v,1666099653,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/mem_stage.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,ifid_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/mem_stage.v,1666010105,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/memwb_reg.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,mem_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/memwb_reg.v,1666010105,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/regfile.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,memwb_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/regfile.v,1666099031,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/wb_stage.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,regfile,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/wb_stage.v,1666006355,verilog,,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,E:/mips_pro/computer-organization-and-design/MiniMIPS32.srcs/sources_1/new/defines.v,wb_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clkdiv,,,,,
E:/shiyan/MiniMIPS32.srcs/sources_1/new/defines.v,1665985902,verilog,,,,,,,,,,,,
