
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o pong_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui pong_impl_1.udb 
// Netlist created on Mon Nov 18 00:40:59 2019
// Netlist written on Mon Nov 18 00:41:09 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module main ( g, b, player_one_up, player_one_down, r, player_two_up, 
              player_two_down, hsync, vsync );
  input  player_one_up, player_one_down, player_two_up, player_two_down;
  output g, b, r, hsync, vsync;
  wire   \vga_driver/n9873 , \vga_driver/v_count[2] , \vga_driver/n5711 , 
         \vga_driver/v_count[1] , \vga_vsync_N_182[1] , \vga_vsync_N_182[2] , 
         \vga_driver/n5713 , \vga_driver/n9978 , \vga_driver/n5929 , VCC_net, 
         \vga_driver/h_count[9]_2 , \pixel_col_9__N_122[9] , 
         \vga_driver/n9975 , \vga_driver/h_count[8]_2 , \vga_driver/n5927 , 
         \vga_driver/h_count[7]_2 , \pixel_col_9__N_122[7] , 
         \pixel_col_9__N_122[8] , \vga_driver/n9963 , 
         \vga_driver/h_count[6]_2 , \vga_driver/n5925 , 
         \vga_driver/h_count[5]_2 , \pixel_col_9__N_122[5] , 
         \pixel_col_9__N_122[6] , \vga_driver/n9951 , 
         \vga_driver/h_count[4]_2 , \pixel_col_9__N_122[4] , 
         \vga_driver/n9870 , \vga_driver/vga_hsync_N_166 , 
         \vga_driver/v_count[0] , \vga_vsync_N_182[0] , \vga_driver/n9927 , 
         \vga_driver/n5869 , \vga_driver/v_count[9] , \pixel_row_9__N_38[9] , 
         \vga_driver/n9921 , \vga_driver/v_count[8] , \vga_driver/n5867 , 
         \vga_driver/v_count[7] , \pixel_row_9__N_38[7] , 
         \pixel_row_9__N_38[8] , \vga_driver/n9915 , \vga_driver/v_count[6] , 
         \vga_driver/n5865 , \vga_driver/v_count[5] , \pixel_row_9__N_38[5] , 
         \pixel_row_9__N_38[6] , \vga_driver/n9909 , \vga_driver/v_count[4] , 
         \vga_driver/n5863 , \vga_driver/v_count[3] , \pixel_row_9__N_38[3] , 
         \pixel_row_9__N_38[4] , \vga_driver/n9903 , \vga_driver/n5861 , 
         \pixel_row_9__N_38[1] , \pixel_row_9__N_38[2] , \vga_driver/n9900 , 
         \pixel_row_9__N_38[0] , \vga_driver/n45[9] , \vga_driver/n9798 , 
         \vga_driver/n5776 , \vga_driver/n1060 , \vga_driver/pll_clock , 
         \vga_driver/n45[8] , \vga_driver/n45[7] , \vga_driver/n9795 , 
         \vga_driver/n5774 , \vga_driver/n45[6] , \vga_driver/n45[5] , 
         \vga_driver/n9792 , \vga_driver/n5772 , \vga_driver/n45[4] , 
         \vga_driver/n45[3] , \vga_driver/n9789 , \vga_driver/n5770 , 
         \h_count[3] , \vga_driver/n45[2] , \vga_driver/n45[1] , 
         \vga_driver/n9786 , \h_count[2] , \vga_driver/n5768 , \h_count[1] , 
         \vga_driver/n45[0] , \vga_driver/n9729 , \h_count[0] , 
         \vga_driver/n9879 , \vga_driver/n5715 , \vga_vsync_N_182[5] , 
         \vga_vsync_N_182[6] , \vga_driver/n5717 , \vga_driver/n9885 , 
         \vga_driver/n5719 , \vga_vsync_N_182[9] , \vga_driver/n9876 , 
         \vga_vsync_N_182[3] , \vga_vsync_N_182[4] , \vga_driver/n9882 , 
         \vga_vsync_N_182[7] , \vga_vsync_N_182[8] , n62_2, n9783, n5765, 
         \timer_clock[13] , n2284, clk, n63, n64, n9780, \timer_clock[12] , 
         n5763, \timer_clock[11] , n65, n66, n9726, \timer_clock[10] , n5761, 
         \timer_clock[9] , n67_2, n68, n9723, \timer_clock[8] , n5759, 
         \timer_clock[7] , n69, n70, n9720, \timer_clock[6] , n5757, 
         \timer_clock[5] , n71, n72, n9717, \timer_clock[4] , n5755, 
         \timer_clock[3] , n73, n74, n9714, \timer_clock[2] , n5753, 
         \timer_clock[1] , n75, n9711, \timer_clock[0] , \paddle_one/n62[9] , 
         \paddle_one/n62[8] , \paddle_one/n9774 , \paddle_one/n865[2] , 
         \paddle_one/posy[8] , \paddle_one/n5823 , \paddle_one/posy[7] , 
         \paddle_one/n2233 , n256, tick, \paddle_one/n5825 , 
         \paddle_one/n62[7] , \paddle_one/n62[6] , \paddle_one/n9771 , 
         \paddle_one/posy[6] , \paddle_one/n5821 , \paddle_one/posy[5] , 
         \paddle_one/n62[5] , \paddle_one/n62[4] , \paddle_one/n9768 , 
         \paddle_one/posy[4] , \paddle_one/n5819 , \paddle_one/posy[3] , 
         \paddle_one/n62[3] , \paddle_one/n62[2] , \paddle_one/n9765 , 
         \paddle_one/posy[2] , \paddle_one/n5817 , \posy_adj_813[1] , 
         \paddle_one/n62[1] , \paddle_one/n9747 , \paddle_one/n3091 , 
         \posy_adj_813[0] , \paddle_one/n37[7] , \paddle_one/n9822 , 
         \paddle_one/n5794 , \paddle_one/timer[7] , \paddle_one/n262 , 
         \paddle_one/n37[6] , \paddle_one/n37[5] , \paddle_one/n9819 , 
         \paddle_one/timer[6] , \paddle_one/n5792 , \paddle_one/timer[5] , 
         \paddle_one/n37[4] , \paddle_one/n37[3] , \paddle_one/n9816 , 
         \paddle_one/timer[4] , \paddle_one/n5790 , \paddle_one/timer[3] , 
         \paddle_one/n37[2] , \paddle_one/n37[1] , \paddle_one/n9813 , 
         \paddle_one/timer[2] , \paddle_one/n5788 , \paddle_one/timer[1] , 
         \paddle_one/n37[0] , \paddle_one/n9738 , \paddle_one/timer[0] , 
         \paddle_one/n9762 , \paddle_one/n5900 , \paddle_one/posy[9] , 
         \rgb_2__N_462[9] , \rgb_2__N_462[10] , \paddle_one/n9759 , 
         \paddle_one/n5898 , \rgb_2__N_462[7] , \rgb_2__N_462[8] , 
         \paddle_one/n9756 , \paddle_one/n5896 , \rgb_2__N_462[5] , 
         \rgb_2__N_462[6] , \paddle_one/n9753 , \paddle_one/n5894 , 
         \rgb_2__N_462[3] , \rgb_2__N_462[4] , \paddle_one/n9750 , 
         \rgb_2__N_462[2] , \paddle_one/n62[10] , \paddle_one/n9777 , 
         \paddle_two/n9687 , \paddle_two/posy[6] , \paddle_two/n5724 , 
         \paddle_two/posy[5] , \rgb_2__N_581[5] , \rgb_2__N_581[6] , 
         \paddle_two/n5726 , \paddle_two/n37[7] , \paddle_two/n9834 , 
         \paddle_two/n5803 , \paddle_two/timer[7] , \paddle_two/n266 , 
         \paddle_two/n37[6] , \paddle_two/n37[5] , \paddle_two/n9831 , 
         \paddle_two/timer[6] , \paddle_two/n5801 , \paddle_two/timer[5] , 
         \paddle_two/n9684 , \paddle_two/posy[4] , \paddle_two/n5722 , 
         \paddle_two/posy[3] , \rgb_2__N_581[3] , \rgb_2__N_581[4] , 
         \paddle_two/n37[4] , \paddle_two/n37[3] , \paddle_two/n9828 , 
         \paddle_two/timer[4] , \paddle_two/n5799 , \paddle_two/timer[3] , 
         \paddle_two/n37[2] , \paddle_two/n37[1] , \paddle_two/n9825 , 
         \paddle_two/timer[2] , \paddle_two/n5797 , \paddle_two/timer[1] , 
         \paddle_two/n37[0] , \paddle_two/n9741 , \paddle_two/timer[0] , 
         \paddle_two/n62[10] , \paddle_two/n9708 , \paddle_two/n5836 , 
         \paddle_two/n940[1] , \paddle_two/posy[9] , \paddle_two/n2242 , 
         \paddle_two/n62[9] , \paddle_two/n62[8] , \paddle_two/n9705 , 
         \paddle_two/posy[8] , \paddle_two/n5834 , \paddle_two/posy[7] , 
         \paddle_two/n62[7] , \paddle_two/n62[6] , \paddle_two/n9702 , 
         \paddle_two/n5832 , \paddle_two/n62[5] , \paddle_two/n62[4] , 
         \paddle_two/n9699 , \paddle_two/n5830 , \paddle_two/n9693 , 
         \paddle_two/n5728 , \paddle_two/rgb_2__N_581[9] , 
         \paddle_two/rgb_2__N_581[10] , \paddle_two/n9690 , \rgb_2__N_581[7] , 
         \rgb_2__N_581[8] , \paddle_two/n62[3] , \paddle_two/n62[2] , 
         \paddle_two/n9696 , \paddle_two/posy[2] , \paddle_two/n5828 , 
         \posy_adj_816[1] , \paddle_two/n9681 , \rgb_2__N_581[2] , 
         \paddle_two/n62[1] , \paddle_two/n9678 , \paddle_two/n3093 , 
         \posy_adj_816[0] , \background/n10059 , \background/n5911 , 
         \background/auxiliar_row_9__N_693[9] , 
         \background/auxiliar_row_9__N_649[9] , \background/n10056 , 
         \background/auxiliar_row_9__N_693[8] , \background/n5909 , 
         \background/auxiliar_row_9__N_693[7] , 
         \background/auxiliar_row_9__N_649[7] , 
         \background/auxiliar_row_9__N_649[8] , \background/n10053 , 
         \background/auxiliar_row_9__N_693[6] , \background/n5907 , 
         \background/auxiliar_row_9__N_693[5] , 
         \background/auxiliar_row_9__N_649[5] , 
         \background/auxiliar_row_9__N_649[6] , \background/n10041 , 
         \background/n5847 , \background/auxiliar_col_9__N_682[9] , 
         \background/auxiliar_col_9__N_616[9] , \background/n10050 , 
         \pixel_row[4] , \background/n5905 , \pixel_row[3] , 
         \background/auxiliar_row_9__N_649[3] , 
         \background/auxiliar_row_9__N_649[4] , \background/n10047 , 
         \pixel_row[2] , \background/n5903 , \pixel_row[1] , 
         \background/auxiliar_row_9__N_649[1] , 
         \background/auxiliar_row_9__N_649[2] , \background/n10044 , 
         \pixel_row[0] , \background/auxiliar_row_9__N_649[0] , 
         \background/n10038 , \background/auxiliar_col_9__N_682[8] , 
         \background/n5845 , \background/auxiliar_col_9__N_682[7] , 
         \background/auxiliar_col_9__N_616[7] , 
         \background/auxiliar_col_9__N_616[8] , \background/n10035 , 
         \pixel_col[6] , \background/n5843 , \pixel_col[5] , 
         \background/auxiliar_col_9__N_616[5] , 
         \background/auxiliar_col_9__N_616[6] , \background/n10032 , 
         \pixel_col[4] , \background/n5841 , \pixel_col[3] , 
         \background/auxiliar_col_9__N_616[3] , 
         \background/auxiliar_col_9__N_616[4] , \background/n10029 , 
         \pixel_col[2] , \background/n5839 , \pixel_col[1] , 
         \background/auxiliar_col_9__N_616[1] , 
         \background/auxiliar_col_9__N_616[2] , \background/n10026 , 
         \pixel_col[0] , \background/auxiliar_col_9__N_616[0] , \ball/n9894 , 
         \ball/n1[0] , \ball/n5650 , \ball/n5883 , \ball/n45[9] , \ball/n9867 , 
         \ball/n5880 , \ball/n56[9] , \ball/n2 , \ball/posx[9] , \ball/n9990 , 
         \ball/posy[6] , \ball/n5746 , \ball/posy[5] , \rgb_2__N_271[5] , 
         \rgb_2__N_271[6] , \ball/n5748 , \ball/n45[8] , \ball/n45[7] , 
         \ball/n9864 , \ball/n56[8] , \ball/n5878 , \ball/n56[7] , 
         \ball/posx[7] , \ball/posx[8] , \ball/n45[6] , \ball/n45[5] , 
         \ball/n9861 , \ball/n56[6] , \ball/n5876 , \ball/n56[5] , 
         \ball/posx[5] , \ball/posx[6] , \ball/n9930 , \ball/n5940 , 
         \ball/n473[10] , \ball/n9924 , \ball/n1_adj_757[9] , \pixel_row[9] , 
         \ball/n5938 , \ball/n1_adj_757[8] , \pixel_row[8] , \ball/n67[9] , 
         \ball/n67[10] , \ball/n9918 , \ball/n1_adj_757[7] , \pixel_row[7] , 
         \ball/n5936 , \ball/n1_adj_757[6] , \pixel_row[6] , \ball/n67[7] , 
         \ball/n67[8] , \ball/n9912 , \ball/n1_adj_757[5] , \pixel_row[5] , 
         \ball/n5934 , \ball/n1_adj_757[4] , \ball/n67[5] , \ball/n67[6] , 
         \ball/n9906 , \ball/n1_adj_757[3] , \ball/n5932 , 
         \ball/n1_adj_757[2] , \ball/n67[3] , \ball/n67[4] , \ball/n9897 , 
         \ball/n1_adj_757[1] , \ball/n1_adj_757[0] , \ball/n67[1] , 
         \ball/n67[2] , \ball/n10017 , \ball/n5922 , \ball/n1337[9] , 
         \ball/n5698[9] , \ball/rgb_2__N_365[9] , \ball/n9987 , \ball/posy[4] , 
         \ball/n5744 , \ball/posy[3] , \rgb_2__N_271[3] , \rgb_2__N_271[4] , 
         \ball/n10020 , \ball/n5814 , \pixel_col[9] , \ball/n5659 , 
         \ball/n9984 , \ball/posy[2] , \ball/n5742 , \ball/posy[1] , 
         \rgb_2__N_271[1] , \rgb_2__N_271[2] , \ball/n9966 , \ball/n1337[8] , 
         \ball/n5698[8] , \ball/n5920 , \ball/n1337[7] , \ball/n5698[7] , 
         \ball/rgb_2__N_365[7] , \ball/rgb_2__N_365[8] , \ball/n45[4] , 
         \ball/n45[3] , \ball/n9858 , \ball/n56[4] , \ball/n5874 , 
         \ball/n56[3] , \ball/posx[3] , \ball/posx[4] , \ball/n9954 , 
         \ball/n1337[6] , \ball/n5698[6] , \ball/n5918 , \ball/n1337[5] , 
         \ball/n5698[5] , \ball/rgb_2__N_365[5] , \ball/rgb_2__N_365[6] , 
         \ball/n45[2] , \ball/n45[1] , \ball/n9855 , \ball/n56[2] , 
         \ball/n5872 , \ball/n56[1] , \ball/posx[1] , \ball/posx[2] , 
         \ball/n9969 , \pixel_col[8] , \ball/n5658 , \ball/n5812 , 
         \pixel_col[7] , \ball/n5657 , \ball/n9981 , \ball/posy[0] , 
         \rgb_2__N_271[0] , \ball/n9957 , \ball/n5656 , \ball/n5810 , 
         \ball/n5655 , \ball/n9945 , \ball/n5654 , \ball/n5808 , \ball/n5653 , 
         \ball/n5698[3] , \ball/n5698[4] , \ball/n9936 , \ball/n5652 , 
         \ball/n5806 , \ball/n5651 , \ball/n5698[1] , \ball/n5698[2] , 
         \ball/n45[0] , \ball/n9852 , \ball/n56[0] , \ball/posx[0] , 
         \ball/n9942 , \ball/n1337[4] , \ball/n5916 , \ball/n1337[3] , 
         \ball/rgb_2__N_365[3] , \ball/rgb_2__N_365[4] , \ball/n9891 , 
         \ball/n5698[0] , \ball/n10014 , \ball/n5739 , \rgb_2__N_237[9] , 
         \rgb_2__N_237[10] , \ball/n9933 , \ball/n1337[2] , \ball/n5914 , 
         \ball/n1337[1] , \ball/rgb_2__N_365[1] , \ball/rgb_2__N_365[2] , 
         \ball/n9888 , \ball/n1337[0] , \ball/rgb_2__N_365[0] , 
         \ball/n45_adj_758[9] , \ball/n9849 , \ball/n5858 , 
         \ball/n56_adj_756[9] , \ball/posy[9] , \ball/n10011 , \ball/n5737 , 
         \rgb_2__N_237[7] , \rgb_2__N_237[8] , \ball/n45_adj_758[8] , 
         \ball/n45_adj_758[7] , \ball/n9846 , \ball/n56_adj_756[8] , 
         \ball/n5856 , \ball/n56_adj_756[7] , \ball/posy[7] , \ball/posy[8] , 
         \ball/n45_adj_758[6] , \ball/n45_adj_758[5] , \ball/n9843 , 
         \ball/n56_adj_756[6] , \ball/n5854 , \ball/n56_adj_756[5] , 
         \ball/n45_adj_758[4] , \ball/n45_adj_758[3] , \ball/n9840 , 
         \ball/n56_adj_756[4] , \ball/n5852 , \ball/n56_adj_756[3] , 
         \ball/n45_adj_758[2] , \ball/n45_adj_758[1] , \ball/n9837 , 
         \ball/n56_adj_756[2] , \ball/n5850 , \ball/n56_adj_756[1] , 
         \ball/n45_adj_758[0] , \ball/n9744 , \ball/n56_adj_756[0] , 
         \ball/n37[7] , \ball/n9810 , \ball/n5785 , \ball/timer[7] , 
         \ball/n258 , \ball/n37[6] , \ball/n37[5] , \ball/n9807 , 
         \ball/timer[6] , \ball/n5783 , \ball/timer[5] , \ball/n37[4] , 
         \ball/n37[3] , \ball/n9804 , \ball/timer[4] , \ball/n5781 , 
         \ball/timer[3] , \ball/n10008 , \ball/n5735 , \rgb_2__N_237[5] , 
         \rgb_2__N_237[6] , \ball/n37[2] , \ball/n37[1] , \ball/n9801 , 
         \ball/timer[2] , \ball/n5779 , \ball/timer[1] , \ball/n37[0] , 
         \ball/n9735 , \ball/timer[0] , \ball/n10005 , \ball/n5733 , 
         \rgb_2__N_237[3] , \rgb_2__N_237[4] , \ball/n10002 , \ball/n5731 , 
         \rgb_2__N_237[1] , \rgb_2__N_237[2] , \ball/n9999 , \rgb_2__N_237[0] , 
         \ball/n10023 , \ball/n5891 , \ball/n1[9] , \ball/n9972 , \ball/n1[8] , 
         \ball/n5889 , \ball/n1[7] , \ball/n9960 , \ball/n1[6] , \ball/n5887 , 
         \ball/n1[5] , \ball/n9996 , \ball/n5750 , \rgb_2__N_271[9] , 
         \rgb_2__N_271[10] , \ball/n9993 , \rgb_2__N_271[7] , 
         \rgb_2__N_271[8] , \ball/n9948 , \ball/n1[4] , \ball/n5885 , 
         \ball/n1[3] , \ball/n9939 , \ball/n1[2] , \ball/n1[1] , n2306, n2315, 
         n2305, n2313, n2314, n2311, n2312, n2309, n2310, n2307, n2308, n2159, 
         n2316, n2317, \posx_adj_812[2] , reset, \posx_adj_812[4] , n2320, 
         n2321, \posx_adj_815[6] , \posx_adj_815[9] , n2318, n2319, 
         \posx_adj_815[1] , \posx_adj_815[5] , n12_adj_786, \paddle_two/n7829 , 
         blanking, \paddle_two/n7863 , n9281, \paddle_two/n12_c , \ball/n29 , 
         \ball/n22 , \ball/n8870 , \ball/n2267 , \ball/n8873 , \ball/n8378 , 
         \ball/n63_adj_719 , \ball/n8867 , \ball/n197 , \ball/n212 , 
         \ball/n8864 , \ball/n8377 , n7797, \ball_rgb[1] , n8_adj_809, n2209, 
         n10_adj_789, n9, g_c, \background/n7919 , \background/n8374 , 
         \background/n8372 , \ball/n6820 , \ball/n8858 , \ball/n9273 , 
         \ball/n8861 , \ball/n16_adj_739 , \ball/n14_adj_740 , 
         \ball/n18_adj_736 , \background/n7380 , \background/n7897 , 
         \background/n146 , n7899, \background/n8320 , n18_adj_790, 
         n16_adj_791, rgb_2__N_236, n14_adj_792, n12_adj_793, 
         \ball/n12_adj_742 , \ball/n10_adj_743 , \ball/n8_adj_744 , 
         \ball/n6_adj_745 , n10_adj_794, n8_adj_795, \ball/n4_adj_746 , 
         n6_adj_796, n4_adj_797, \ball/n18_adj_738 , \ball/n16_adj_747 , 
         \ball/rgb_2__N_269 , \ball/n14_adj_748 , \ball/n12_adj_749 , 
         \ball/n10_adj_750 , \ball/n8_adj_751 , n12_adj_777, n10, n14, 
         \paddle_two/n12_adj_762 , \paddle_two/n10_c , \paddle_two/n14 , 
         \paddle_one/n12 , \paddle_one/n10_adj_770 , \paddle_one/n14 , 
         n12_adj_804, n10_adj_805, n14_adj_803, n12_adj_781, n10_adj_782, 
         n14_adj_780, n16, n18, \paddle_two/n16 , \paddle_two/n18_c , 
         \paddle_one/n16 , \paddle_one/n18 , n16_adj_802, n18_adj_801, 
         n16_adj_779, n18_adj_778, \ball/n6_adj_752 , \ball/n4_adj_753 , n8, 
         n6, \paddle_two/n8 , \paddle_two/n6_adj_763 , \paddle_one/n8 , 
         \paddle_one/n6_c , n8_adj_806, n6_adj_808, n8_adj_783, n6_adj_784, 
         \vga_driver/n15 , \vga_driver/n17 , \vga_driver/n16 , 
         \vga_driver/n12 , n6782, \vga_driver/n2188 , \vga_driver/n3052 , 
         \vga_driver/n7889 , \vga_driver/n8367 , \vga_driver/n1103 , 
         \vga_driver/n8364 , \vga_driver/n8363 , \vga_driver/n7382 , 
         \ball/rgb_2__N_235 , \vga_driver/n4 , \vga_driver/n6740 , n6_adj_811, 
         \paddle_two/n6 , \paddle_two/n8318 , rgb_2__N_461, n8332, n7, 
         \paddle_two/n7793 , \vga_driver/n4_adj_775 , \vga_driver/n2182 , 
         \vga_driver/n2212 , \background/auxiliar_row_9__N_681 , 
         \background/n8369 , \background/n6_adj_761 , \background/n5 , 
         \background/n7914 , n4, \background/n7388 , \background/n152 , 
         \background/n7807 , \background/n8323 , \vga_driver/n6 , n7383, 
         \vga_driver/n12_adj_776 , \vga_driver/n7851 , n4_adj_798, n4_adj_787, 
         n4_adj_785, n4_adj_788, rgb_2__N_270, \ball/rgb_2__N_232 , n2013, 
         n6_adj_807, \background/n6_c , n12, n7379, n7867, n6_adj_810, 
         \paddle_one/n7866 , \paddle_one/n10 , \paddle_one/rgb_2__N_379 , 
         \paddle_one/n7827 , \paddle_one/n15 , player_one_up_c, 
         player_one_down_c, \paddle_one/n10_adj_773 , \paddle_one/n14_adj_772 , 
         \paddle_one/n8335 , \paddle_one/n8333 , \paddle_one/n8337 , 
         \paddle_one/n8344 , \paddle_one/n14_adj_774 , \paddle_one/n8340 , 
         \paddle_two/n8348 , player_two_up_c, \paddle_two/n8346 , 
         \paddle_two/n8350 , \paddle_two/n8357 , \paddle_two/n14_adj_764 , 
         \paddle_two/n8353 , \paddle_two/n24 , \paddle_two/n15 , 
         player_two_down_c, \paddle_two/n8_adj_769 , \paddle_two/n12_adj_768 , 
         \background/n7893 , \background/n1983 , \background/n1971 , 
         \background/n8_c , \background/n8321 , 
         \background/auxiliar_col_9__N_648 , \background/n7910 , 
         \background/n8370 , \background/n7877 , \background/n4 , 
         \ball/n10_adj_723 , \ball/n8325 , \ball/n8324 , \ball/n2194 , 
         \ball/n14_adj_754 , \ball/n10_adj_755 , n2323, vsync_c, n2325, 
         hsync_c, \VCC_net\000/BUF1 , 
         \vga_driver/vga_clock/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .D1(\vga_driver/n9873 ), .B1(\vga_driver/v_count[2] ), 
    .D0(\vga_driver/n5711 ), .B0(\vga_driver/v_count[1] ), 
    .CIN0(\vga_driver/n5711 ), .CIN1(\vga_driver/n9873 ), 
    .F0(\vga_vsync_N_182[1] ), .F1(\vga_vsync_N_182[2] ), 
    .COUT1(\vga_driver/n5713 ), .COUT0(\vga_driver/n9873 ));
  SLICE_1 SLICE_1( .D1(\vga_driver/n9978 ), .D0(\vga_driver/n5929 ), 
    .C0(VCC_net), .B0(\vga_driver/h_count[9]_2 ), .CIN0(\vga_driver/n5929 ), 
    .CIN1(\vga_driver/n9978 ), .F0(\pixel_col_9__N_122[9] ), 
    .COUT0(\vga_driver/n9978 ));
  SLICE_2 SLICE_2( .D1(\vga_driver/n9975 ), .C1(VCC_net), 
    .B1(\vga_driver/h_count[8]_2 ), .D0(\vga_driver/n5927 ), 
    .B0(\vga_driver/h_count[7]_2 ), .CIN0(\vga_driver/n5927 ), 
    .CIN1(\vga_driver/n9975 ), .F0(\pixel_col_9__N_122[7] ), 
    .F1(\pixel_col_9__N_122[8] ), .COUT1(\vga_driver/n5929 ), 
    .COUT0(\vga_driver/n9975 ));
  SLICE_3 SLICE_3( .D1(\vga_driver/n9963 ), .C1(VCC_net), 
    .B1(\vga_driver/h_count[6]_2 ), .D0(\vga_driver/n5925 ), .C0(VCC_net), 
    .B0(\vga_driver/h_count[5]_2 ), .CIN0(\vga_driver/n5925 ), 
    .CIN1(\vga_driver/n9963 ), .F0(\pixel_col_9__N_122[5] ), 
    .F1(\pixel_col_9__N_122[6] ), .COUT1(\vga_driver/n5927 ), 
    .COUT0(\vga_driver/n9963 ));
  SLICE_4 SLICE_4( .D1(\vga_driver/n9951 ), .C1(VCC_net), 
    .B1(\vga_driver/h_count[4]_2 ), .CIN1(\vga_driver/n9951 ), 
    .F1(\pixel_col_9__N_122[4] ), .COUT1(\vga_driver/n5925 ), 
    .COUT0(\vga_driver/n9951 ));
  SLICE_5 SLICE_5( .D1(\vga_driver/n9870 ), .C1(\vga_driver/vga_hsync_N_166 ), 
    .B1(\vga_driver/v_count[0] ), .CIN1(\vga_driver/n9870 ), 
    .F1(\vga_vsync_N_182[0] ), .COUT1(\vga_driver/n5711 ), 
    .COUT0(\vga_driver/n9870 ));
  SLICE_6 SLICE_6( .D1(\vga_driver/n9927 ), .D0(\vga_driver/n5869 ), 
    .C0(\vga_driver/v_count[9] ), .B0(VCC_net), .CIN0(\vga_driver/n5869 ), 
    .CIN1(\vga_driver/n9927 ), .F0(\pixel_row_9__N_38[9] ), 
    .COUT0(\vga_driver/n9927 ));
  SLICE_7 SLICE_7( .D1(\vga_driver/n9921 ), .C1(\vga_driver/v_count[8] ), 
    .B1(VCC_net), .D0(\vga_driver/n5867 ), .C0(\vga_driver/v_count[7] ), 
    .B0(VCC_net), .CIN0(\vga_driver/n5867 ), .CIN1(\vga_driver/n9921 ), 
    .F0(\pixel_row_9__N_38[7] ), .F1(\pixel_row_9__N_38[8] ), 
    .COUT1(\vga_driver/n5869 ), .COUT0(\vga_driver/n9921 ));
  SLICE_8 SLICE_8( .D1(\vga_driver/n9915 ), .C1(\vga_driver/v_count[6] ), 
    .B1(VCC_net), .D0(\vga_driver/n5865 ), .C0(\vga_driver/v_count[5] ), 
    .CIN0(\vga_driver/n5865 ), .CIN1(\vga_driver/n9915 ), 
    .F0(\pixel_row_9__N_38[5] ), .F1(\pixel_row_9__N_38[6] ), 
    .COUT1(\vga_driver/n5867 ), .COUT0(\vga_driver/n9915 ));
  SLICE_9 SLICE_9( .D1(\vga_driver/n9909 ), .C1(\vga_driver/v_count[4] ), 
    .B1(VCC_net), .D0(\vga_driver/n5863 ), .C0(\vga_driver/v_count[3] ), 
    .B0(VCC_net), .CIN0(\vga_driver/n5863 ), .CIN1(\vga_driver/n9909 ), 
    .F0(\pixel_row_9__N_38[3] ), .F1(\pixel_row_9__N_38[4] ), 
    .COUT1(\vga_driver/n5865 ), .COUT0(\vga_driver/n9909 ));
  SLICE_10 SLICE_10( .D1(\vga_driver/n9903 ), .C1(\vga_driver/v_count[2] ), 
    .B1(VCC_net), .D0(\vga_driver/n5861 ), .C0(\vga_driver/v_count[1] ), 
    .CIN0(\vga_driver/n5861 ), .CIN1(\vga_driver/n9903 ), 
    .F0(\pixel_row_9__N_38[1] ), .F1(\pixel_row_9__N_38[2] ), 
    .COUT1(\vga_driver/n5863 ), .COUT0(\vga_driver/n9903 ));
  SLICE_11 SLICE_11( .D1(\vga_driver/n9900 ), .C1(\vga_driver/v_count[0] ), 
    .B1(VCC_net), .CIN1(\vga_driver/n9900 ), .F1(\pixel_row_9__N_38[0] ), 
    .COUT1(\vga_driver/n5861 ), .COUT0(\vga_driver/n9900 ));
  SLICE_12 SLICE_12( .DI0(\vga_driver/n45[9] ), .D1(\vga_driver/n9798 ), 
    .D0(\vga_driver/n5776 ), .C0(\vga_driver/h_count[9]_2 ), 
    .LSR(\vga_driver/n1060 ), .CLK(\vga_driver/pll_clock ), 
    .CIN0(\vga_driver/n5776 ), .CIN1(\vga_driver/n9798 ), 
    .Q0(\vga_driver/h_count[9]_2 ), .F0(\vga_driver/n45[9] ), 
    .COUT0(\vga_driver/n9798 ));
  SLICE_13 SLICE_13( .DI1(\vga_driver/n45[8] ), .DI0(\vga_driver/n45[7] ), 
    .D1(\vga_driver/n9795 ), .C1(\vga_driver/h_count[8]_2 ), 
    .D0(\vga_driver/n5774 ), .C0(\vga_driver/h_count[7]_2 ), 
    .LSR(\vga_driver/n1060 ), .CLK(\vga_driver/pll_clock ), 
    .CIN0(\vga_driver/n5774 ), .CIN1(\vga_driver/n9795 ), 
    .Q0(\vga_driver/h_count[7]_2 ), .Q1(\vga_driver/h_count[8]_2 ), 
    .F0(\vga_driver/n45[7] ), .F1(\vga_driver/n45[8] ), 
    .COUT1(\vga_driver/n5776 ), .COUT0(\vga_driver/n9795 ));
  SLICE_14 SLICE_14( .DI1(\vga_driver/n45[6] ), .DI0(\vga_driver/n45[5] ), 
    .D1(\vga_driver/n9792 ), .C1(\vga_driver/h_count[6]_2 ), 
    .D0(\vga_driver/n5772 ), .C0(\vga_driver/h_count[5]_2 ), 
    .LSR(\vga_driver/n1060 ), .CLK(\vga_driver/pll_clock ), 
    .CIN0(\vga_driver/n5772 ), .CIN1(\vga_driver/n9792 ), 
    .Q0(\vga_driver/h_count[5]_2 ), .Q1(\vga_driver/h_count[6]_2 ), 
    .F0(\vga_driver/n45[5] ), .F1(\vga_driver/n45[6] ), 
    .COUT1(\vga_driver/n5774 ), .COUT0(\vga_driver/n9792 ));
  SLICE_15 SLICE_15( .DI1(\vga_driver/n45[4] ), .DI0(\vga_driver/n45[3] ), 
    .D1(\vga_driver/n9789 ), .C1(\vga_driver/h_count[4]_2 ), 
    .D0(\vga_driver/n5770 ), .C0(\h_count[3] ), .LSR(\vga_driver/n1060 ), 
    .CLK(\vga_driver/pll_clock ), .CIN0(\vga_driver/n5770 ), 
    .CIN1(\vga_driver/n9789 ), .Q0(\h_count[3] ), 
    .Q1(\vga_driver/h_count[4]_2 ), .F0(\vga_driver/n45[3] ), 
    .F1(\vga_driver/n45[4] ), .COUT1(\vga_driver/n5772 ), 
    .COUT0(\vga_driver/n9789 ));
  SLICE_16 SLICE_16( .DI1(\vga_driver/n45[2] ), .DI0(\vga_driver/n45[1] ), 
    .D1(\vga_driver/n9786 ), .C1(\h_count[2] ), .D0(\vga_driver/n5768 ), 
    .C0(\h_count[1] ), .LSR(\vga_driver/n1060 ), .CLK(\vga_driver/pll_clock ), 
    .CIN0(\vga_driver/n5768 ), .CIN1(\vga_driver/n9786 ), .Q0(\h_count[1] ), 
    .Q1(\h_count[2] ), .F0(\vga_driver/n45[1] ), .F1(\vga_driver/n45[2] ), 
    .COUT1(\vga_driver/n5770 ), .COUT0(\vga_driver/n9786 ));
  SLICE_17 SLICE_17( .DI1(\vga_driver/n45[0] ), .D1(\vga_driver/n9729 ), 
    .C1(\h_count[0] ), .B1(VCC_net), .LSR(\vga_driver/n1060 ), 
    .CLK(\vga_driver/pll_clock ), .CIN1(\vga_driver/n9729 ), .Q1(\h_count[0] ), 
    .F1(\vga_driver/n45[0] ), .COUT1(\vga_driver/n5768 ), 
    .COUT0(\vga_driver/n9729 ));
  SLICE_18 SLICE_18( .D1(\vga_driver/n9879 ), .B1(\vga_driver/v_count[6] ), 
    .D0(\vga_driver/n5715 ), .B0(\vga_driver/v_count[5] ), 
    .CIN0(\vga_driver/n5715 ), .CIN1(\vga_driver/n9879 ), 
    .F0(\vga_vsync_N_182[5] ), .F1(\vga_vsync_N_182[6] ), 
    .COUT1(\vga_driver/n5717 ), .COUT0(\vga_driver/n9879 ));
  SLICE_19 SLICE_19( .D1(\vga_driver/n9885 ), .D0(\vga_driver/n5719 ), 
    .B0(\vga_driver/v_count[9] ), .CIN0(\vga_driver/n5719 ), 
    .CIN1(\vga_driver/n9885 ), .F0(\vga_vsync_N_182[9] ), 
    .COUT0(\vga_driver/n9885 ));
  SLICE_20 SLICE_20( .D1(\vga_driver/n9876 ), .B1(\vga_driver/v_count[4] ), 
    .D0(\vga_driver/n5713 ), .B0(\vga_driver/v_count[3] ), 
    .CIN0(\vga_driver/n5713 ), .CIN1(\vga_driver/n9876 ), 
    .F0(\vga_vsync_N_182[3] ), .F1(\vga_vsync_N_182[4] ), 
    .COUT1(\vga_driver/n5715 ), .COUT0(\vga_driver/n9876 ));
  SLICE_21 SLICE_21( .D1(\vga_driver/n9882 ), .B1(\vga_driver/v_count[8] ), 
    .D0(\vga_driver/n5717 ), .B0(\vga_driver/v_count[7] ), 
    .CIN0(\vga_driver/n5717 ), .CIN1(\vga_driver/n9882 ), 
    .F0(\vga_vsync_N_182[7] ), .F1(\vga_vsync_N_182[8] ), 
    .COUT1(\vga_driver/n5719 ), .COUT0(\vga_driver/n9882 ));
  SLICE_22 SLICE_22( .DI0(n62_2), .D1(n9783), .D0(n5765), 
    .C0(\timer_clock[13] ), .LSR(n2284), .CLK(clk), .CIN0(n5765), .CIN1(n9783), 
    .Q0(\timer_clock[13] ), .F0(n62_2), .COUT0(n9783));
  SLICE_23 SLICE_23( .DI1(n63), .DI0(n64), .D1(n9780), .C1(\timer_clock[12] ), 
    .D0(n5763), .C0(\timer_clock[11] ), .LSR(n2284), .CLK(clk), .CIN0(n5763), 
    .CIN1(n9780), .Q0(\timer_clock[11] ), .Q1(\timer_clock[12] ), .F0(n64), 
    .F1(n63), .COUT1(n5765), .COUT0(n9780));
  SLICE_24 SLICE_24( .DI1(n65), .DI0(n66), .D1(n9726), .C1(\timer_clock[10] ), 
    .D0(n5761), .C0(\timer_clock[9] ), .LSR(n2284), .CLK(clk), .CIN0(n5761), 
    .CIN1(n9726), .Q0(\timer_clock[9] ), .Q1(\timer_clock[10] ), .F0(n66), 
    .F1(n65), .COUT1(n5763), .COUT0(n9726));
  SLICE_25 SLICE_25( .DI1(n67_2), .DI0(n68), .D1(n9723), .C1(\timer_clock[8] ), 
    .D0(n5759), .C0(\timer_clock[7] ), .LSR(n2284), .CLK(clk), .CIN0(n5759), 
    .CIN1(n9723), .Q0(\timer_clock[7] ), .Q1(\timer_clock[8] ), .F0(n68), 
    .F1(n67_2), .COUT1(n5761), .COUT0(n9723));
  SLICE_26 SLICE_26( .DI1(n69), .DI0(n70), .D1(n9720), .C1(\timer_clock[6] ), 
    .D0(n5757), .C0(\timer_clock[5] ), .LSR(n2284), .CLK(clk), .CIN0(n5757), 
    .CIN1(n9720), .Q0(\timer_clock[5] ), .Q1(\timer_clock[6] ), .F0(n70), 
    .F1(n69), .COUT1(n5759), .COUT0(n9720));
  SLICE_27 SLICE_27( .DI1(n71), .DI0(n72), .D1(n9717), .C1(\timer_clock[4] ), 
    .D0(n5755), .C0(\timer_clock[3] ), .LSR(n2284), .CLK(clk), .CIN0(n5755), 
    .CIN1(n9717), .Q0(\timer_clock[3] ), .Q1(\timer_clock[4] ), .F0(n72), 
    .F1(n71), .COUT1(n5757), .COUT0(n9717));
  SLICE_28 SLICE_28( .DI1(n73), .DI0(n74), .D1(n9714), .C1(\timer_clock[2] ), 
    .D0(n5753), .C0(\timer_clock[1] ), .LSR(n2284), .CLK(clk), .CIN0(n5753), 
    .CIN1(n9714), .Q0(\timer_clock[1] ), .Q1(\timer_clock[2] ), .F0(n74), 
    .F1(n73), .COUT1(n5755), .COUT0(n9714));
  SLICE_29 SLICE_29( .DI1(n75), .D1(n9711), .C1(\timer_clock[0] ), 
    .B1(VCC_net), .LSR(n2284), .CLK(clk), .CIN1(n9711), .Q1(\timer_clock[0] ), 
    .F1(n75), .COUT1(n5753), .COUT0(n9711));
  SLICE_30 SLICE_30( .DI1(\paddle_one/n62[9] ), .DI0(\paddle_one/n62[8] ), 
    .D1(\paddle_one/n9774 ), .C1(\paddle_one/n865[2] ), 
    .B1(\paddle_one/posy[8] ), .D0(\paddle_one/n5823 ), 
    .C0(\paddle_one/n865[2] ), .B0(\paddle_one/posy[7] ), 
    .CE(\paddle_one/n2233 ), .LSR(n256), .CLK(tick), .CIN0(\paddle_one/n5823 ), 
    .CIN1(\paddle_one/n9774 ), .Q0(\paddle_one/posy[7] ), 
    .Q1(\paddle_one/posy[8] ), .F0(\paddle_one/n62[8] ), 
    .F1(\paddle_one/n62[9] ), .COUT1(\paddle_one/n5825 ), 
    .COUT0(\paddle_one/n9774 ));
  SLICE_31 SLICE_31( .DI1(\paddle_one/n62[7] ), .DI0(\paddle_one/n62[6] ), 
    .D1(\paddle_one/n9771 ), .C1(\paddle_one/n865[2] ), 
    .B1(\paddle_one/posy[6] ), .D0(\paddle_one/n5821 ), 
    .C0(\paddle_one/n865[2] ), .B0(\paddle_one/posy[5] ), 
    .CE(\paddle_one/n2233 ), .LSR(n256), .CLK(tick), .CIN0(\paddle_one/n5821 ), 
    .CIN1(\paddle_one/n9771 ), .Q0(\paddle_one/posy[5] ), 
    .Q1(\paddle_one/posy[6] ), .F0(\paddle_one/n62[6] ), 
    .F1(\paddle_one/n62[7] ), .COUT1(\paddle_one/n5823 ), 
    .COUT0(\paddle_one/n9771 ));
  SLICE_32 SLICE_32( .DI1(\paddle_one/n62[5] ), .DI0(\paddle_one/n62[4] ), 
    .D1(\paddle_one/n9768 ), .C1(\paddle_one/n865[2] ), 
    .B1(\paddle_one/posy[4] ), .D0(\paddle_one/n5819 ), 
    .C0(\paddle_one/n865[2] ), .B0(\paddle_one/posy[3] ), 
    .CE(\paddle_one/n2233 ), .LSR(n256), .CLK(tick), .CIN0(\paddle_one/n5819 ), 
    .CIN1(\paddle_one/n9768 ), .Q0(\paddle_one/posy[3] ), 
    .Q1(\paddle_one/posy[4] ), .F0(\paddle_one/n62[4] ), 
    .F1(\paddle_one/n62[5] ), .COUT1(\paddle_one/n5821 ), 
    .COUT0(\paddle_one/n9768 ));
  SLICE_33 SLICE_33( .DI1(\paddle_one/n62[3] ), .DI0(\paddle_one/n62[2] ), 
    .D1(\paddle_one/n9765 ), .C1(\paddle_one/n865[2] ), 
    .B1(\paddle_one/posy[2] ), .D0(\paddle_one/n5817 ), 
    .C0(\paddle_one/n865[2] ), .B0(\posy_adj_813[1] ), .CE(\paddle_one/n2233 ), 
    .LSR(n256), .CLK(tick), .CIN0(\paddle_one/n5817 ), 
    .CIN1(\paddle_one/n9765 ), .Q0(\posy_adj_813[1] ), 
    .Q1(\paddle_one/posy[2] ), .F0(\paddle_one/n62[2] ), 
    .F1(\paddle_one/n62[3] ), .COUT1(\paddle_one/n5819 ), 
    .COUT0(\paddle_one/n9765 ));
  SLICE_34 SLICE_34( .DI1(\paddle_one/n62[1] ), .D1(\paddle_one/n9747 ), 
    .C1(\paddle_one/n3091 ), .B1(\posy_adj_813[0] ), .B0(\paddle_one/n865[2] ), 
    .CE(\paddle_one/n2233 ), .LSR(n256), .CLK(tick), .CIN1(\paddle_one/n9747 ), 
    .Q1(\posy_adj_813[0] ), .F1(\paddle_one/n62[1] ), 
    .COUT1(\paddle_one/n5817 ), .COUT0(\paddle_one/n9747 ));
  SLICE_35 SLICE_35( .DI0(\paddle_one/n37[7] ), .D1(\paddle_one/n9822 ), 
    .D0(\paddle_one/n5794 ), .C0(\paddle_one/timer[7] ), 
    .LSR(\paddle_one/n262 ), .CLK(tick), .CIN0(\paddle_one/n5794 ), 
    .CIN1(\paddle_one/n9822 ), .Q0(\paddle_one/timer[7] ), 
    .F0(\paddle_one/n37[7] ), .COUT0(\paddle_one/n9822 ));
  SLICE_36 SLICE_36( .DI1(\paddle_one/n37[6] ), .DI0(\paddle_one/n37[5] ), 
    .D1(\paddle_one/n9819 ), .C1(\paddle_one/timer[6] ), 
    .D0(\paddle_one/n5792 ), .C0(\paddle_one/timer[5] ), 
    .LSR(\paddle_one/n262 ), .CLK(tick), .CIN0(\paddle_one/n5792 ), 
    .CIN1(\paddle_one/n9819 ), .Q0(\paddle_one/timer[5] ), 
    .Q1(\paddle_one/timer[6] ), .F0(\paddle_one/n37[5] ), 
    .F1(\paddle_one/n37[6] ), .COUT1(\paddle_one/n5794 ), 
    .COUT0(\paddle_one/n9819 ));
  SLICE_37 SLICE_37( .DI1(\paddle_one/n37[4] ), .DI0(\paddle_one/n37[3] ), 
    .D1(\paddle_one/n9816 ), .C1(\paddle_one/timer[4] ), 
    .D0(\paddle_one/n5790 ), .C0(\paddle_one/timer[3] ), 
    .LSR(\paddle_one/n262 ), .CLK(tick), .CIN0(\paddle_one/n5790 ), 
    .CIN1(\paddle_one/n9816 ), .Q0(\paddle_one/timer[3] ), 
    .Q1(\paddle_one/timer[4] ), .F0(\paddle_one/n37[3] ), 
    .F1(\paddle_one/n37[4] ), .COUT1(\paddle_one/n5792 ), 
    .COUT0(\paddle_one/n9816 ));
  SLICE_38 SLICE_38( .DI1(\paddle_one/n37[2] ), .DI0(\paddle_one/n37[1] ), 
    .D1(\paddle_one/n9813 ), .C1(\paddle_one/timer[2] ), 
    .D0(\paddle_one/n5788 ), .C0(\paddle_one/timer[1] ), 
    .LSR(\paddle_one/n262 ), .CLK(tick), .CIN0(\paddle_one/n5788 ), 
    .CIN1(\paddle_one/n9813 ), .Q0(\paddle_one/timer[1] ), 
    .Q1(\paddle_one/timer[2] ), .F0(\paddle_one/n37[1] ), 
    .F1(\paddle_one/n37[2] ), .COUT1(\paddle_one/n5790 ), 
    .COUT0(\paddle_one/n9813 ));
  SLICE_39 SLICE_39( .DI1(\paddle_one/n37[0] ), .D1(\paddle_one/n9738 ), 
    .C1(\paddle_one/timer[0] ), .B1(VCC_net), .LSR(\paddle_one/n262 ), 
    .CLK(tick), .CIN1(\paddle_one/n9738 ), .Q1(\paddle_one/timer[0] ), 
    .F1(\paddle_one/n37[0] ), .COUT1(\paddle_one/n5788 ), 
    .COUT0(\paddle_one/n9738 ));
  SLICE_40 SLICE_40( .D1(\paddle_one/n9762 ), .D0(\paddle_one/n5900 ), 
    .C0(\paddle_one/posy[9] ), .CIN0(\paddle_one/n5900 ), 
    .CIN1(\paddle_one/n9762 ), .F0(\rgb_2__N_462[9] ), .F1(\rgb_2__N_462[10] ), 
    .COUT0(\paddle_one/n9762 ));
  SLICE_41 SLICE_41( .D1(\paddle_one/n9759 ), .C1(\paddle_one/posy[8] ), 
    .D0(\paddle_one/n5898 ), .C0(\paddle_one/posy[7] ), 
    .CIN0(\paddle_one/n5898 ), .CIN1(\paddle_one/n9759 ), 
    .F0(\rgb_2__N_462[7] ), .F1(\rgb_2__N_462[8] ), .COUT1(\paddle_one/n5900 ), 
    .COUT0(\paddle_one/n9759 ));
  SLICE_42 SLICE_42( .D1(\paddle_one/n9756 ), .C1(\paddle_one/posy[6] ), 
    .B1(VCC_net), .D0(\paddle_one/n5896 ), .C0(\paddle_one/posy[5] ), 
    .B0(VCC_net), .CIN0(\paddle_one/n5896 ), .CIN1(\paddle_one/n9756 ), 
    .F0(\rgb_2__N_462[5] ), .F1(\rgb_2__N_462[6] ), .COUT1(\paddle_one/n5898 ), 
    .COUT0(\paddle_one/n9756 ));
  SLICE_43 SLICE_43( .D1(\paddle_one/n9753 ), .C1(\paddle_one/posy[4] ), 
    .D0(\paddle_one/n5894 ), .C0(\paddle_one/posy[3] ), 
    .CIN0(\paddle_one/n5894 ), .CIN1(\paddle_one/n9753 ), 
    .F0(\rgb_2__N_462[3] ), .F1(\rgb_2__N_462[4] ), .COUT1(\paddle_one/n5896 ), 
    .COUT0(\paddle_one/n9753 ));
  SLICE_44 SLICE_44( .D1(\paddle_one/n9750 ), .C1(\paddle_one/posy[2] ), 
    .B1(VCC_net), .CIN1(\paddle_one/n9750 ), .F1(\rgb_2__N_462[2] ), 
    .COUT1(\paddle_one/n5894 ), .COUT0(\paddle_one/n9750 ));
  SLICE_45 SLICE_45( .DI0(\paddle_one/n62[10] ), .D1(\paddle_one/n9777 ), 
    .D0(\paddle_one/n5825 ), .C0(\paddle_one/n865[2] ), 
    .B0(\paddle_one/posy[9] ), .CE(\paddle_one/n2233 ), .LSR(n256), .CLK(tick), 
    .CIN0(\paddle_one/n5825 ), .CIN1(\paddle_one/n9777 ), 
    .Q0(\paddle_one/posy[9] ), .F0(\paddle_one/n62[10] ), 
    .COUT0(\paddle_one/n9777 ));
  SLICE_46 SLICE_46( .D1(\paddle_two/n9687 ), .C1(\paddle_two/posy[6] ), 
    .B1(VCC_net), .D0(\paddle_two/n5724 ), .C0(\paddle_two/posy[5] ), 
    .B0(VCC_net), .CIN0(\paddle_two/n5724 ), .CIN1(\paddle_two/n9687 ), 
    .F0(\rgb_2__N_581[5] ), .F1(\rgb_2__N_581[6] ), .COUT1(\paddle_two/n5726 ), 
    .COUT0(\paddle_two/n9687 ));
  SLICE_47 SLICE_47( .DI0(\paddle_two/n37[7] ), .D1(\paddle_two/n9834 ), 
    .D0(\paddle_two/n5803 ), .C0(\paddle_two/timer[7] ), 
    .LSR(\paddle_two/n266 ), .CLK(tick), .CIN0(\paddle_two/n5803 ), 
    .CIN1(\paddle_two/n9834 ), .Q0(\paddle_two/timer[7] ), 
    .F0(\paddle_two/n37[7] ), .COUT0(\paddle_two/n9834 ));
  SLICE_48 SLICE_48( .DI1(\paddle_two/n37[6] ), .DI0(\paddle_two/n37[5] ), 
    .D1(\paddle_two/n9831 ), .C1(\paddle_two/timer[6] ), 
    .D0(\paddle_two/n5801 ), .C0(\paddle_two/timer[5] ), 
    .LSR(\paddle_two/n266 ), .CLK(tick), .CIN0(\paddle_two/n5801 ), 
    .CIN1(\paddle_two/n9831 ), .Q0(\paddle_two/timer[5] ), 
    .Q1(\paddle_two/timer[6] ), .F0(\paddle_two/n37[5] ), 
    .F1(\paddle_two/n37[6] ), .COUT1(\paddle_two/n5803 ), 
    .COUT0(\paddle_two/n9831 ));
  SLICE_49 SLICE_49( .D1(\paddle_two/n9684 ), .C1(\paddle_two/posy[4] ), 
    .D0(\paddle_two/n5722 ), .C0(\paddle_two/posy[3] ), 
    .CIN0(\paddle_two/n5722 ), .CIN1(\paddle_two/n9684 ), 
    .F0(\rgb_2__N_581[3] ), .F1(\rgb_2__N_581[4] ), .COUT1(\paddle_two/n5724 ), 
    .COUT0(\paddle_two/n9684 ));
  SLICE_50 SLICE_50( .DI1(\paddle_two/n37[4] ), .DI0(\paddle_two/n37[3] ), 
    .D1(\paddle_two/n9828 ), .C1(\paddle_two/timer[4] ), 
    .D0(\paddle_two/n5799 ), .C0(\paddle_two/timer[3] ), 
    .LSR(\paddle_two/n266 ), .CLK(tick), .CIN0(\paddle_two/n5799 ), 
    .CIN1(\paddle_two/n9828 ), .Q0(\paddle_two/timer[3] ), 
    .Q1(\paddle_two/timer[4] ), .F0(\paddle_two/n37[3] ), 
    .F1(\paddle_two/n37[4] ), .COUT1(\paddle_two/n5801 ), 
    .COUT0(\paddle_two/n9828 ));
  SLICE_51 SLICE_51( .DI1(\paddle_two/n37[2] ), .DI0(\paddle_two/n37[1] ), 
    .D1(\paddle_two/n9825 ), .C1(\paddle_two/timer[2] ), 
    .D0(\paddle_two/n5797 ), .C0(\paddle_two/timer[1] ), 
    .LSR(\paddle_two/n266 ), .CLK(tick), .CIN0(\paddle_two/n5797 ), 
    .CIN1(\paddle_two/n9825 ), .Q0(\paddle_two/timer[1] ), 
    .Q1(\paddle_two/timer[2] ), .F0(\paddle_two/n37[1] ), 
    .F1(\paddle_two/n37[2] ), .COUT1(\paddle_two/n5799 ), 
    .COUT0(\paddle_two/n9825 ));
  SLICE_52 SLICE_52( .DI1(\paddle_two/n37[0] ), .D1(\paddle_two/n9741 ), 
    .C1(\paddle_two/timer[0] ), .B1(VCC_net), .LSR(\paddle_two/n266 ), 
    .CLK(tick), .CIN1(\paddle_two/n9741 ), .Q1(\paddle_two/timer[0] ), 
    .F1(\paddle_two/n37[0] ), .COUT1(\paddle_two/n5797 ), 
    .COUT0(\paddle_two/n9741 ));
  SLICE_53 SLICE_53( .DI0(\paddle_two/n62[10] ), .D1(\paddle_two/n9708 ), 
    .D0(\paddle_two/n5836 ), .C0(\paddle_two/n940[1] ), 
    .B0(\paddle_two/posy[9] ), .CE(\paddle_two/n2242 ), .LSR(n256), .CLK(tick), 
    .CIN0(\paddle_two/n5836 ), .CIN1(\paddle_two/n9708 ), 
    .Q0(\paddle_two/posy[9] ), .F0(\paddle_two/n62[10] ), 
    .COUT0(\paddle_two/n9708 ));
  SLICE_54 SLICE_54( .DI1(\paddle_two/n62[9] ), .DI0(\paddle_two/n62[8] ), 
    .D1(\paddle_two/n9705 ), .C1(\paddle_two/n940[1] ), 
    .B1(\paddle_two/posy[8] ), .D0(\paddle_two/n5834 ), 
    .C0(\paddle_two/n940[1] ), .B0(\paddle_two/posy[7] ), 
    .CE(\paddle_two/n2242 ), .LSR(n256), .CLK(tick), .CIN0(\paddle_two/n5834 ), 
    .CIN1(\paddle_two/n9705 ), .Q0(\paddle_two/posy[7] ), 
    .Q1(\paddle_two/posy[8] ), .F0(\paddle_two/n62[8] ), 
    .F1(\paddle_two/n62[9] ), .COUT1(\paddle_two/n5836 ), 
    .COUT0(\paddle_two/n9705 ));
  SLICE_55 SLICE_55( .DI1(\paddle_two/n62[7] ), .DI0(\paddle_two/n62[6] ), 
    .D1(\paddle_two/n9702 ), .C1(\paddle_two/n940[1] ), 
    .B1(\paddle_two/posy[6] ), .D0(\paddle_two/n5832 ), 
    .C0(\paddle_two/n940[1] ), .B0(\paddle_two/posy[5] ), 
    .CE(\paddle_two/n2242 ), .LSR(n256), .CLK(tick), .CIN0(\paddle_two/n5832 ), 
    .CIN1(\paddle_two/n9702 ), .Q0(\paddle_two/posy[5] ), 
    .Q1(\paddle_two/posy[6] ), .F0(\paddle_two/n62[6] ), 
    .F1(\paddle_two/n62[7] ), .COUT1(\paddle_two/n5834 ), 
    .COUT0(\paddle_two/n9702 ));
  SLICE_56 SLICE_56( .DI1(\paddle_two/n62[5] ), .DI0(\paddle_two/n62[4] ), 
    .D1(\paddle_two/n9699 ), .C1(\paddle_two/n940[1] ), 
    .B1(\paddle_two/posy[4] ), .D0(\paddle_two/n5830 ), 
    .C0(\paddle_two/n940[1] ), .B0(\paddle_two/posy[3] ), 
    .CE(\paddle_two/n2242 ), .LSR(n256), .CLK(tick), .CIN0(\paddle_two/n5830 ), 
    .CIN1(\paddle_two/n9699 ), .Q0(\paddle_two/posy[3] ), 
    .Q1(\paddle_two/posy[4] ), .F0(\paddle_two/n62[4] ), 
    .F1(\paddle_two/n62[5] ), .COUT1(\paddle_two/n5832 ), 
    .COUT0(\paddle_two/n9699 ));
  SLICE_57 SLICE_57( .D1(\paddle_two/n9693 ), .D0(\paddle_two/n5728 ), 
    .C0(\paddle_two/posy[9] ), .CIN0(\paddle_two/n5728 ), 
    .CIN1(\paddle_two/n9693 ), .F0(\paddle_two/rgb_2__N_581[9] ), 
    .F1(\paddle_two/rgb_2__N_581[10] ), .COUT0(\paddle_two/n9693 ));
  SLICE_58 SLICE_58( .D1(\paddle_two/n9690 ), .C1(\paddle_two/posy[8] ), 
    .D0(\paddle_two/n5726 ), .C0(\paddle_two/posy[7] ), 
    .CIN0(\paddle_two/n5726 ), .CIN1(\paddle_two/n9690 ), 
    .F0(\rgb_2__N_581[7] ), .F1(\rgb_2__N_581[8] ), .COUT1(\paddle_two/n5728 ), 
    .COUT0(\paddle_two/n9690 ));
  SLICE_59 SLICE_59( .DI1(\paddle_two/n62[3] ), .DI0(\paddle_two/n62[2] ), 
    .D1(\paddle_two/n9696 ), .C1(\paddle_two/n940[1] ), 
    .B1(\paddle_two/posy[2] ), .D0(\paddle_two/n5828 ), 
    .C0(\paddle_two/n940[1] ), .B0(\posy_adj_816[1] ), .CE(\paddle_two/n2242 ), 
    .LSR(n256), .CLK(tick), .CIN0(\paddle_two/n5828 ), 
    .CIN1(\paddle_two/n9696 ), .Q0(\posy_adj_816[1] ), 
    .Q1(\paddle_two/posy[2] ), .F0(\paddle_two/n62[2] ), 
    .F1(\paddle_two/n62[3] ), .COUT1(\paddle_two/n5830 ), 
    .COUT0(\paddle_two/n9696 ));
  SLICE_60 SLICE_60( .D1(\paddle_two/n9681 ), .C1(\paddle_two/posy[2] ), 
    .B1(VCC_net), .CIN1(\paddle_two/n9681 ), .F1(\rgb_2__N_581[2] ), 
    .COUT1(\paddle_two/n5722 ), .COUT0(\paddle_two/n9681 ));
  SLICE_61 SLICE_61( .DI1(\paddle_two/n62[1] ), .D1(\paddle_two/n9678 ), 
    .C1(\paddle_two/n3093 ), .B1(\posy_adj_816[0] ), .B0(\paddle_two/n940[1] ), 
    .CE(\paddle_two/n2242 ), .LSR(n256), .CLK(tick), .CIN1(\paddle_two/n9678 ), 
    .Q1(\posy_adj_816[0] ), .F1(\paddle_two/n62[1] ), 
    .COUT1(\paddle_two/n5828 ), .COUT0(\paddle_two/n9678 ));
  SLICE_62 SLICE_62( .D1(\background/n10059 ), .D0(\background/n5911 ), 
    .B0(\background/auxiliar_row_9__N_693[9] ), .CIN0(\background/n5911 ), 
    .CIN1(\background/n10059 ), .F0(\background/auxiliar_row_9__N_649[9] ), 
    .COUT0(\background/n10059 ));
  SLICE_63 SLICE_63( .D1(\background/n10056 ), 
    .B1(\background/auxiliar_row_9__N_693[8] ), .D0(\background/n5909 ), 
    .B0(\background/auxiliar_row_9__N_693[7] ), .CIN0(\background/n5909 ), 
    .CIN1(\background/n10056 ), .F0(\background/auxiliar_row_9__N_649[7] ), 
    .F1(\background/auxiliar_row_9__N_649[8] ), .COUT1(\background/n5911 ), 
    .COUT0(\background/n10056 ));
  SLICE_64 SLICE_64( .D1(\background/n10053 ), 
    .B1(\background/auxiliar_row_9__N_693[6] ), .D0(\background/n5907 ), 
    .B0(\background/auxiliar_row_9__N_693[5] ), .CIN0(\background/n5907 ), 
    .CIN1(\background/n10053 ), .F0(\background/auxiliar_row_9__N_649[5] ), 
    .F1(\background/auxiliar_row_9__N_649[6] ), .COUT1(\background/n5909 ), 
    .COUT0(\background/n10053 ));
  SLICE_65 SLICE_65( .D1(\background/n10041 ), .D0(\background/n5847 ), 
    .B0(\background/auxiliar_col_9__N_682[9] ), .CIN0(\background/n5847 ), 
    .CIN1(\background/n10041 ), .F0(\background/auxiliar_col_9__N_616[9] ), 
    .COUT0(\background/n10041 ));
  SLICE_66 SLICE_66( .D1(\background/n10050 ), .B1(\pixel_row[4] ), 
    .D0(\background/n5905 ), .B0(\pixel_row[3] ), .CIN0(\background/n5905 ), 
    .CIN1(\background/n10050 ), .F0(\background/auxiliar_row_9__N_649[3] ), 
    .F1(\background/auxiliar_row_9__N_649[4] ), .COUT1(\background/n5907 ), 
    .COUT0(\background/n10050 ));
  SLICE_67 SLICE_67( .D1(\background/n10047 ), .C1(VCC_net), 
    .B1(\pixel_row[2] ), .D0(\background/n5903 ), .B0(\pixel_row[1] ), 
    .CIN0(\background/n5903 ), .CIN1(\background/n10047 ), 
    .F0(\background/auxiliar_row_9__N_649[1] ), 
    .F1(\background/auxiliar_row_9__N_649[2] ), .COUT1(\background/n5905 ), 
    .COUT0(\background/n10047 ));
  SLICE_68 SLICE_68( .D1(\background/n10044 ), .C1(VCC_net), 
    .B1(\pixel_row[0] ), .CIN1(\background/n10044 ), 
    .F1(\background/auxiliar_row_9__N_649[0] ), .COUT1(\background/n5903 ), 
    .COUT0(\background/n10044 ));
  SLICE_69 SLICE_69( .D1(\background/n10038 ), 
    .B1(\background/auxiliar_col_9__N_682[8] ), .D0(\background/n5845 ), 
    .B0(\background/auxiliar_col_9__N_682[7] ), .CIN0(\background/n5845 ), 
    .CIN1(\background/n10038 ), .F0(\background/auxiliar_col_9__N_616[7] ), 
    .F1(\background/auxiliar_col_9__N_616[8] ), .COUT1(\background/n5847 ), 
    .COUT0(\background/n10038 ));
  SLICE_70 SLICE_70( .D1(\background/n10035 ), .B1(\pixel_col[6] ), 
    .D0(\background/n5843 ), .B0(\pixel_col[5] ), .CIN0(\background/n5843 ), 
    .CIN1(\background/n10035 ), .F0(\background/auxiliar_col_9__N_616[5] ), 
    .F1(\background/auxiliar_col_9__N_616[6] ), .COUT1(\background/n5845 ), 
    .COUT0(\background/n10035 ));
  SLICE_71 SLICE_71( .D1(\background/n10032 ), .B1(\pixel_col[4] ), 
    .D0(\background/n5841 ), .B0(\pixel_col[3] ), .CIN0(\background/n5841 ), 
    .CIN1(\background/n10032 ), .F0(\background/auxiliar_col_9__N_616[3] ), 
    .F1(\background/auxiliar_col_9__N_616[4] ), .COUT1(\background/n5843 ), 
    .COUT0(\background/n10032 ));
  SLICE_72 SLICE_72( .D1(\background/n10029 ), .C1(VCC_net), 
    .B1(\pixel_col[2] ), .D0(\background/n5839 ), .B0(\pixel_col[1] ), 
    .CIN0(\background/n5839 ), .CIN1(\background/n10029 ), 
    .F0(\background/auxiliar_col_9__N_616[1] ), 
    .F1(\background/auxiliar_col_9__N_616[2] ), .COUT1(\background/n5841 ), 
    .COUT0(\background/n10029 ));
  SLICE_73 SLICE_73( .D1(\background/n10026 ), .C1(VCC_net), 
    .B1(\pixel_col[0] ), .CIN1(\background/n10026 ), 
    .F1(\background/auxiliar_col_9__N_616[0] ), .COUT1(\background/n5839 ), 
    .COUT0(\background/n10026 ));
  SLICE_74 SLICE_74( .D1(\ball/n9894 ), .C1(VCC_net), .B1(\ball/n1[0] ), 
    .CIN1(\ball/n9894 ), .F1(\ball/n5650 ), .COUT1(\ball/n5883 ), 
    .COUT0(\ball/n9894 ));
  SLICE_75 SLICE_75( .DI0(\ball/n45[9] ), .D1(\ball/n9867 ), .D0(\ball/n5880 ), 
    .C0(\ball/n56[9] ), .B0(\ball/n2 ), .CLK(tick), .CIN0(\ball/n5880 ), 
    .CIN1(\ball/n9867 ), .Q0(\ball/posx[9] ), .F0(\ball/n45[9] ), 
    .COUT0(\ball/n9867 ));
  SLICE_76 SLICE_76( .D1(\ball/n9990 ), .C1(\ball/posy[6] ), .D0(\ball/n5746 ), 
    .C0(\ball/posy[5] ), .CIN0(\ball/n5746 ), .CIN1(\ball/n9990 ), 
    .F0(\rgb_2__N_271[5] ), .F1(\rgb_2__N_271[6] ), .COUT1(\ball/n5748 ), 
    .COUT0(\ball/n9990 ));
  SLICE_77 SLICE_77( .DI1(\ball/n45[8] ), .DI0(\ball/n45[7] ), 
    .D1(\ball/n9864 ), .C1(\ball/n56[8] ), .B1(\ball/n2 ), .D0(\ball/n5878 ), 
    .C0(\ball/n56[7] ), .B0(\ball/n2 ), .CLK(tick), .CIN0(\ball/n5878 ), 
    .CIN1(\ball/n9864 ), .Q0(\ball/posx[7] ), .Q1(\ball/posx[8] ), 
    .F0(\ball/n45[7] ), .F1(\ball/n45[8] ), .COUT1(\ball/n5880 ), 
    .COUT0(\ball/n9864 ));
  SLICE_78 SLICE_78( .DI1(\ball/n45[6] ), .DI0(\ball/n45[5] ), 
    .D1(\ball/n9861 ), .C1(\ball/n56[6] ), .B1(\ball/n2 ), .D0(\ball/n5876 ), 
    .C0(\ball/n56[5] ), .B0(\ball/n2 ), .CLK(tick), .CIN0(\ball/n5876 ), 
    .CIN1(\ball/n9861 ), .Q0(\ball/posx[5] ), .Q1(\ball/posx[6] ), 
    .F0(\ball/n45[5] ), .F1(\ball/n45[6] ), .COUT1(\ball/n5878 ), 
    .COUT0(\ball/n9861 ));
  SLICE_79 SLICE_79( .D1(\ball/n9930 ), .D0(\ball/n5940 ), .C0(VCC_net), 
    .CIN0(\ball/n5940 ), .CIN1(\ball/n9930 ), .F0(\ball/n473[10] ), 
    .COUT0(\ball/n9930 ));
  SLICE_80 SLICE_80( .D1(\ball/n9924 ), .C1(\ball/n1_adj_757[9] ), 
    .B1(\pixel_row[9] ), .D0(\ball/n5938 ), .C0(\ball/n1_adj_757[8] ), 
    .B0(\pixel_row[8] ), .CIN0(\ball/n5938 ), .CIN1(\ball/n9924 ), 
    .F0(\ball/n67[9] ), .F1(\ball/n67[10] ), .COUT1(\ball/n5940 ), 
    .COUT0(\ball/n9924 ));
  SLICE_81 SLICE_81( .D1(\ball/n9918 ), .C1(\ball/n1_adj_757[7] ), 
    .B1(\pixel_row[7] ), .D0(\ball/n5936 ), .C0(\ball/n1_adj_757[6] ), 
    .B0(\pixel_row[6] ), .CIN0(\ball/n5936 ), .CIN1(\ball/n9918 ), 
    .F0(\ball/n67[7] ), .F1(\ball/n67[8] ), .COUT1(\ball/n5938 ), 
    .COUT0(\ball/n9918 ));
  SLICE_82 SLICE_82( .D1(\ball/n9912 ), .C1(\ball/n1_adj_757[5] ), 
    .B1(\pixel_row[5] ), .D0(\ball/n5934 ), .C0(\ball/n1_adj_757[4] ), 
    .B0(\pixel_row[4] ), .CIN0(\ball/n5934 ), .CIN1(\ball/n9912 ), 
    .F0(\ball/n67[5] ), .F1(\ball/n67[6] ), .COUT1(\ball/n5936 ), 
    .COUT0(\ball/n9912 ));
  SLICE_83 SLICE_83( .D1(\ball/n9906 ), .C1(\ball/n1_adj_757[3] ), 
    .B1(\pixel_row[3] ), .D0(\ball/n5932 ), .C0(\ball/n1_adj_757[2] ), 
    .B0(\pixel_row[2] ), .CIN0(\ball/n5932 ), .CIN1(\ball/n9906 ), 
    .F0(\ball/n67[3] ), .F1(\ball/n67[4] ), .COUT1(\ball/n5934 ), 
    .COUT0(\ball/n9906 ));
  SLICE_84 SLICE_84( .D1(\ball/n9897 ), .C1(\ball/n1_adj_757[1] ), 
    .B1(\pixel_row[1] ), .D0(VCC_net), .C0(\ball/n1_adj_757[0] ), 
    .B0(\pixel_row[0] ), .CIN1(\ball/n9897 ), .F0(\ball/n67[1] ), 
    .F1(\ball/n67[2] ), .COUT1(\ball/n5932 ), .COUT0(\ball/n9897 ));
  SLICE_85 SLICE_85( .D1(\ball/n10017 ), .D0(\ball/n5922 ), 
    .C0(\ball/n1337[9] ), .B0(\ball/n5698[9] ), .CIN0(\ball/n5922 ), 
    .CIN1(\ball/n10017 ), .F0(\ball/rgb_2__N_365[9] ), .COUT0(\ball/n10017 ));
  SLICE_86 SLICE_86( .D1(\ball/n9987 ), .C1(\ball/posy[4] ), .D0(\ball/n5744 ), 
    .C0(\ball/posy[3] ), .B0(VCC_net), .CIN0(\ball/n5744 ), 
    .CIN1(\ball/n9987 ), .F0(\rgb_2__N_271[3] ), .F1(\rgb_2__N_271[4] ), 
    .COUT1(\ball/n5746 ), .COUT0(\ball/n9987 ));
  SLICE_87 SLICE_87( .D1(\ball/n10020 ), .D0(\ball/n5814 ), 
    .C0(\pixel_col[9] ), .B0(\ball/n5659 ), .CIN0(\ball/n5814 ), 
    .CIN1(\ball/n10020 ), .F0(\ball/n5698[9] ), .COUT0(\ball/n10020 ));
  SLICE_88 SLICE_88( .D1(\ball/n9984 ), .C1(\ball/posy[2] ), .B1(VCC_net), 
    .D0(\ball/n5742 ), .C0(\ball/posy[1] ), .B0(VCC_net), .CIN0(\ball/n5742 ), 
    .CIN1(\ball/n9984 ), .F0(\rgb_2__N_271[1] ), .F1(\rgb_2__N_271[2] ), 
    .COUT1(\ball/n5744 ), .COUT0(\ball/n9984 ));
  SLICE_89 SLICE_89( .D1(\ball/n9966 ), .C1(\ball/n1337[8] ), 
    .B1(\ball/n5698[8] ), .D0(\ball/n5920 ), .C0(\ball/n1337[7] ), 
    .B0(\ball/n5698[7] ), .CIN0(\ball/n5920 ), .CIN1(\ball/n9966 ), 
    .F0(\ball/rgb_2__N_365[7] ), .F1(\ball/rgb_2__N_365[8] ), 
    .COUT1(\ball/n5922 ), .COUT0(\ball/n9966 ));
  SLICE_90 SLICE_90( .DI1(\ball/n45[4] ), .DI0(\ball/n45[3] ), 
    .D1(\ball/n9858 ), .C1(\ball/n56[4] ), .B1(\ball/n2 ), .D0(\ball/n5874 ), 
    .C0(\ball/n56[3] ), .B0(\ball/n2 ), .CLK(tick), .CIN0(\ball/n5874 ), 
    .CIN1(\ball/n9858 ), .Q0(\ball/posx[3] ), .Q1(\ball/posx[4] ), 
    .F0(\ball/n45[3] ), .F1(\ball/n45[4] ), .COUT1(\ball/n5876 ), 
    .COUT0(\ball/n9858 ));
  SLICE_91 SLICE_91( .D1(\ball/n9954 ), .C1(\ball/n1337[6] ), 
    .B1(\ball/n5698[6] ), .D0(\ball/n5918 ), .C0(\ball/n1337[5] ), 
    .B0(\ball/n5698[5] ), .CIN0(\ball/n5918 ), .CIN1(\ball/n9954 ), 
    .F0(\ball/rgb_2__N_365[5] ), .F1(\ball/rgb_2__N_365[6] ), 
    .COUT1(\ball/n5920 ), .COUT0(\ball/n9954 ));
  SLICE_92 SLICE_92( .DI1(\ball/n45[2] ), .DI0(\ball/n45[1] ), 
    .D1(\ball/n9855 ), .C1(\ball/n56[2] ), .B1(\ball/n2 ), .D0(\ball/n5872 ), 
    .C0(\ball/n56[1] ), .B0(\ball/n2 ), .CLK(tick), .CIN0(\ball/n5872 ), 
    .CIN1(\ball/n9855 ), .Q0(\ball/posx[1] ), .Q1(\ball/posx[2] ), 
    .F0(\ball/n45[1] ), .F1(\ball/n45[2] ), .COUT1(\ball/n5874 ), 
    .COUT0(\ball/n9855 ));
  SLICE_93 SLICE_93( .D1(\ball/n9969 ), .C1(\pixel_col[8] ), .B1(\ball/n5658 ), 
    .D0(\ball/n5812 ), .C0(\pixel_col[7] ), .B0(\ball/n5657 ), 
    .CIN0(\ball/n5812 ), .CIN1(\ball/n9969 ), .F0(\ball/n5698[7] ), 
    .F1(\ball/n5698[8] ), .COUT1(\ball/n5814 ), .COUT0(\ball/n9969 ));
  SLICE_94 SLICE_94( .D1(\ball/n9981 ), .C1(\ball/posy[0] ), .B1(VCC_net), 
    .CIN1(\ball/n9981 ), .F1(\rgb_2__N_271[0] ), .COUT1(\ball/n5742 ), 
    .COUT0(\ball/n9981 ));
  SLICE_95 SLICE_95( .D1(\ball/n9957 ), .C1(\pixel_col[6] ), .B1(\ball/n5656 ), 
    .D0(\ball/n5810 ), .C0(\pixel_col[5] ), .B0(\ball/n5655 ), 
    .CIN0(\ball/n5810 ), .CIN1(\ball/n9957 ), .F0(\ball/n5698[5] ), 
    .F1(\ball/n5698[6] ), .COUT1(\ball/n5812 ), .COUT0(\ball/n9957 ));
  SLICE_96 SLICE_96( .D1(\ball/n9945 ), .C1(\pixel_col[4] ), .B1(\ball/n5654 ), 
    .D0(\ball/n5808 ), .C0(\pixel_col[3] ), .B0(\ball/n5653 ), 
    .CIN0(\ball/n5808 ), .CIN1(\ball/n9945 ), .F0(\ball/n5698[3] ), 
    .F1(\ball/n5698[4] ), .COUT1(\ball/n5810 ), .COUT0(\ball/n9945 ));
  SLICE_97 SLICE_97( .D1(\ball/n9936 ), .C1(\pixel_col[2] ), .B1(\ball/n5652 ), 
    .D0(\ball/n5806 ), .C0(\pixel_col[1] ), .B0(\ball/n5651 ), 
    .CIN0(\ball/n5806 ), .CIN1(\ball/n9936 ), .F0(\ball/n5698[1] ), 
    .F1(\ball/n5698[2] ), .COUT1(\ball/n5808 ), .COUT0(\ball/n9936 ));
  SLICE_98 SLICE_98( .DI1(\ball/n45[0] ), .D1(\ball/n9852 ), 
    .C1(\ball/n56[0] ), .B1(\ball/n2 ), .CLK(tick), .CIN1(\ball/n9852 ), 
    .Q1(\ball/posx[0] ), .F1(\ball/n45[0] ), .COUT1(\ball/n5872 ), 
    .COUT0(\ball/n9852 ));
  SLICE_99 SLICE_99( .D1(\ball/n9942 ), .C1(\ball/n1337[4] ), 
    .B1(\ball/n5698[4] ), .D0(\ball/n5916 ), .C0(\ball/n1337[3] ), 
    .B0(\ball/n5698[3] ), .CIN0(\ball/n5916 ), .CIN1(\ball/n9942 ), 
    .F0(\ball/rgb_2__N_365[3] ), .F1(\ball/rgb_2__N_365[4] ), 
    .COUT1(\ball/n5918 ), .COUT0(\ball/n9942 ));
  SLICE_100 SLICE_100( .D1(\ball/n9891 ), .C1(\pixel_col[0] ), 
    .B1(\ball/n5650 ), .CIN1(\ball/n9891 ), .F1(\ball/n5698[0] ), 
    .COUT1(\ball/n5806 ), .COUT0(\ball/n9891 ));
  SLICE_101 SLICE_101( .D1(\ball/n10014 ), .D0(\ball/n5739 ), 
    .C0(\ball/posx[9] ), .CIN0(\ball/n5739 ), .CIN1(\ball/n10014 ), 
    .F0(\rgb_2__N_237[9] ), .F1(\rgb_2__N_237[10] ), .COUT0(\ball/n10014 ));
  SLICE_102 SLICE_102( .D1(\ball/n9933 ), .C1(\ball/n1337[2] ), 
    .B1(\ball/n5698[2] ), .D0(\ball/n5914 ), .C0(\ball/n1337[1] ), 
    .B0(\ball/n5698[1] ), .CIN0(\ball/n5914 ), .CIN1(\ball/n9933 ), 
    .F0(\ball/rgb_2__N_365[1] ), .F1(\ball/rgb_2__N_365[2] ), 
    .COUT1(\ball/n5916 ), .COUT0(\ball/n9933 ));
  SLICE_103 SLICE_103( .D1(\ball/n9888 ), .C1(\ball/n1337[0] ), 
    .B1(\ball/n5698[0] ), .CIN1(\ball/n9888 ), .F1(\ball/rgb_2__N_365[0] ), 
    .COUT1(\ball/n5914 ), .COUT0(\ball/n9888 ));
  SLICE_104 SLICE_104( .DI0(\ball/n45_adj_758[9] ), .D1(\ball/n9849 ), 
    .D0(\ball/n5858 ), .C0(\ball/n56_adj_756[9] ), .CLK(tick), 
    .CIN0(\ball/n5858 ), .CIN1(\ball/n9849 ), .Q0(\ball/posy[9] ), 
    .F0(\ball/n45_adj_758[9] ), .COUT0(\ball/n9849 ));
  SLICE_105 SLICE_105( .D1(\ball/n10011 ), .C1(\ball/posx[8] ), 
    .D0(\ball/n5737 ), .C0(\ball/posx[7] ), .CIN0(\ball/n5737 ), 
    .CIN1(\ball/n10011 ), .F0(\rgb_2__N_237[7] ), .F1(\rgb_2__N_237[8] ), 
    .COUT1(\ball/n5739 ), .COUT0(\ball/n10011 ));
  SLICE_106 SLICE_106( .DI1(\ball/n45_adj_758[8] ), 
    .DI0(\ball/n45_adj_758[7] ), .D1(\ball/n9846 ), .C1(\ball/n56_adj_756[8] ), 
    .D0(\ball/n5856 ), .C0(\ball/n56_adj_756[7] ), .CLK(tick), 
    .CIN0(\ball/n5856 ), .CIN1(\ball/n9846 ), .Q0(\ball/posy[7] ), 
    .Q1(\ball/posy[8] ), .F0(\ball/n45_adj_758[7] ), 
    .F1(\ball/n45_adj_758[8] ), .COUT1(\ball/n5858 ), .COUT0(\ball/n9846 ));
  SLICE_107 SLICE_107( .DI1(\ball/n45_adj_758[6] ), 
    .DI0(\ball/n45_adj_758[5] ), .D1(\ball/n9843 ), .C1(\ball/n56_adj_756[6] ), 
    .D0(\ball/n5854 ), .C0(\ball/n56_adj_756[5] ), .CLK(tick), 
    .CIN0(\ball/n5854 ), .CIN1(\ball/n9843 ), .Q0(\ball/posy[5] ), 
    .Q1(\ball/posy[6] ), .F0(\ball/n45_adj_758[5] ), 
    .F1(\ball/n45_adj_758[6] ), .COUT1(\ball/n5856 ), .COUT0(\ball/n9843 ));
  SLICE_108 SLICE_108( .DI1(\ball/n45_adj_758[4] ), 
    .DI0(\ball/n45_adj_758[3] ), .D1(\ball/n9840 ), .C1(\ball/n56_adj_756[4] ), 
    .D0(\ball/n5852 ), .C0(\ball/n56_adj_756[3] ), .CLK(tick), 
    .CIN0(\ball/n5852 ), .CIN1(\ball/n9840 ), .Q0(\ball/posy[3] ), 
    .Q1(\ball/posy[4] ), .F0(\ball/n45_adj_758[3] ), 
    .F1(\ball/n45_adj_758[4] ), .COUT1(\ball/n5854 ), .COUT0(\ball/n9840 ));
  SLICE_109 SLICE_109( .DI1(\ball/n45_adj_758[2] ), 
    .DI0(\ball/n45_adj_758[1] ), .D1(\ball/n9837 ), .C1(\ball/n56_adj_756[2] ), 
    .D0(\ball/n5850 ), .C0(\ball/n56_adj_756[1] ), .CLK(tick), 
    .CIN0(\ball/n5850 ), .CIN1(\ball/n9837 ), .Q0(\ball/posy[1] ), 
    .Q1(\ball/posy[2] ), .F0(\ball/n45_adj_758[1] ), 
    .F1(\ball/n45_adj_758[2] ), .COUT1(\ball/n5852 ), .COUT0(\ball/n9837 ));
  SLICE_110 SLICE_110( .DI1(\ball/n45_adj_758[0] ), .D1(\ball/n9744 ), 
    .C1(\ball/n56_adj_756[0] ), .B1(\ball/n2 ), .CLK(tick), 
    .CIN1(\ball/n9744 ), .Q1(\ball/posy[0] ), .F1(\ball/n45_adj_758[0] ), 
    .COUT1(\ball/n5850 ), .COUT0(\ball/n9744 ));
  SLICE_111 SLICE_111( .DI0(\ball/n37[7] ), .D1(\ball/n9810 ), 
    .D0(\ball/n5785 ), .C0(\ball/timer[7] ), .LSR(\ball/n258 ), .CLK(tick), 
    .CIN0(\ball/n5785 ), .CIN1(\ball/n9810 ), .Q0(\ball/timer[7] ), 
    .F0(\ball/n37[7] ), .COUT0(\ball/n9810 ));
  SLICE_112 SLICE_112( .DI1(\ball/n37[6] ), .DI0(\ball/n37[5] ), 
    .D1(\ball/n9807 ), .C1(\ball/timer[6] ), .D0(\ball/n5783 ), 
    .C0(\ball/timer[5] ), .LSR(\ball/n258 ), .CLK(tick), .CIN0(\ball/n5783 ), 
    .CIN1(\ball/n9807 ), .Q0(\ball/timer[5] ), .Q1(\ball/timer[6] ), 
    .F0(\ball/n37[5] ), .F1(\ball/n37[6] ), .COUT1(\ball/n5785 ), 
    .COUT0(\ball/n9807 ));
  SLICE_113 SLICE_113( .DI1(\ball/n37[4] ), .DI0(\ball/n37[3] ), 
    .D1(\ball/n9804 ), .C1(\ball/timer[4] ), .D0(\ball/n5781 ), 
    .C0(\ball/timer[3] ), .LSR(\ball/n258 ), .CLK(tick), .CIN0(\ball/n5781 ), 
    .CIN1(\ball/n9804 ), .Q0(\ball/timer[3] ), .Q1(\ball/timer[4] ), 
    .F0(\ball/n37[3] ), .F1(\ball/n37[4] ), .COUT1(\ball/n5783 ), 
    .COUT0(\ball/n9804 ));
  SLICE_114 SLICE_114( .D1(\ball/n10008 ), .C1(\ball/posx[6] ), 
    .D0(\ball/n5735 ), .C0(\ball/posx[5] ), .CIN0(\ball/n5735 ), 
    .CIN1(\ball/n10008 ), .F0(\rgb_2__N_237[5] ), .F1(\rgb_2__N_237[6] ), 
    .COUT1(\ball/n5737 ), .COUT0(\ball/n10008 ));
  SLICE_115 SLICE_115( .DI1(\ball/n37[2] ), .DI0(\ball/n37[1] ), 
    .D1(\ball/n9801 ), .C1(\ball/timer[2] ), .D0(\ball/n5779 ), 
    .C0(\ball/timer[1] ), .LSR(\ball/n258 ), .CLK(tick), .CIN0(\ball/n5779 ), 
    .CIN1(\ball/n9801 ), .Q0(\ball/timer[1] ), .Q1(\ball/timer[2] ), 
    .F0(\ball/n37[1] ), .F1(\ball/n37[2] ), .COUT1(\ball/n5781 ), 
    .COUT0(\ball/n9801 ));
  SLICE_116 SLICE_116( .DI1(\ball/n37[0] ), .D1(\ball/n9735 ), 
    .C1(\ball/timer[0] ), .B1(VCC_net), .LSR(\ball/n258 ), .CLK(tick), 
    .CIN1(\ball/n9735 ), .Q1(\ball/timer[0] ), .F1(\ball/n37[0] ), 
    .COUT1(\ball/n5779 ), .COUT0(\ball/n9735 ));
  SLICE_117 SLICE_117( .D1(\ball/n10005 ), .C1(\ball/posx[4] ), 
    .D0(\ball/n5733 ), .C0(\ball/posx[3] ), .B0(VCC_net), .CIN0(\ball/n5733 ), 
    .CIN1(\ball/n10005 ), .F0(\rgb_2__N_237[3] ), .F1(\rgb_2__N_237[4] ), 
    .COUT1(\ball/n5735 ), .COUT0(\ball/n10005 ));
  SLICE_118 SLICE_118( .D1(\ball/n10002 ), .C1(\ball/posx[2] ), .B1(VCC_net), 
    .D0(\ball/n5731 ), .C0(\ball/posx[1] ), .B0(VCC_net), .CIN0(\ball/n5731 ), 
    .CIN1(\ball/n10002 ), .F0(\rgb_2__N_237[1] ), .F1(\rgb_2__N_237[2] ), 
    .COUT1(\ball/n5733 ), .COUT0(\ball/n10002 ));
  SLICE_119 SLICE_119( .D1(\ball/n9999 ), .C1(\ball/posx[0] ), .B1(VCC_net), 
    .CIN1(\ball/n9999 ), .F1(\rgb_2__N_237[0] ), .COUT1(\ball/n5731 ), 
    .COUT0(\ball/n9999 ));
  SLICE_120 SLICE_120( .D1(\ball/n10023 ), .D0(\ball/n5891 ), 
    .B0(\ball/n1[9] ), .CIN0(\ball/n5891 ), .CIN1(\ball/n10023 ), 
    .F0(\ball/n5659 ), .COUT0(\ball/n10023 ));
  SLICE_121 SLICE_121( .D1(\ball/n9972 ), .B1(\ball/n1[8] ), .D0(\ball/n5889 ), 
    .B0(\ball/n1[7] ), .CIN0(\ball/n5889 ), .CIN1(\ball/n9972 ), 
    .F0(\ball/n5657 ), .F1(\ball/n5658 ), .COUT1(\ball/n5891 ), 
    .COUT0(\ball/n9972 ));
  SLICE_122 SLICE_122( .D1(\ball/n9960 ), .B1(\ball/n1[6] ), .D0(\ball/n5887 ), 
    .B0(\ball/n1[5] ), .CIN0(\ball/n5887 ), .CIN1(\ball/n9960 ), 
    .F0(\ball/n5655 ), .F1(\ball/n5656 ), .COUT1(\ball/n5889 ), 
    .COUT0(\ball/n9960 ));
  SLICE_123 SLICE_123( .D1(\ball/n9996 ), .D0(\ball/n5750 ), 
    .C0(\ball/posy[9] ), .CIN0(\ball/n5750 ), .CIN1(\ball/n9996 ), 
    .F0(\rgb_2__N_271[9] ), .F1(\rgb_2__N_271[10] ), .COUT0(\ball/n9996 ));
  SLICE_124 SLICE_124( .D1(\ball/n9993 ), .C1(\ball/posy[8] ), 
    .D0(\ball/n5748 ), .C0(\ball/posy[7] ), .CIN0(\ball/n5748 ), 
    .CIN1(\ball/n9993 ), .F0(\rgb_2__N_271[7] ), .F1(\rgb_2__N_271[8] ), 
    .COUT1(\ball/n5750 ), .COUT0(\ball/n9993 ));
  SLICE_125 SLICE_125( .D1(\ball/n9948 ), .B1(\ball/n1[4] ), .D0(\ball/n5885 ), 
    .B0(\ball/n1[3] ), .CIN0(\ball/n5885 ), .CIN1(\ball/n9948 ), 
    .F0(\ball/n5653 ), .F1(\ball/n5654 ), .COUT1(\ball/n5887 ), 
    .COUT0(\ball/n9948 ));
  SLICE_126 SLICE_126( .D1(\ball/n9939 ), .B1(\ball/n1[2] ), .D0(\ball/n5883 ), 
    .B0(\ball/n1[1] ), .CIN0(\ball/n5883 ), .CIN1(\ball/n9939 ), 
    .F0(\ball/n5651 ), .F1(\ball/n5652 ), .COUT1(\ball/n5885 ), 
    .COUT0(\ball/n9939 ));
  SLICE_129 SLICE_129( .DI1(n2306), .DI0(n2315), .D1(\vga_vsync_N_182[0] ), 
    .C1(n2305), .D0(n2305), .C0(\vga_vsync_N_182[1] ), 
    .CLK(\vga_driver/pll_clock ), .Q0(\vga_driver/v_count[1] ), 
    .Q1(\vga_driver/v_count[0] ), .F0(n2315), .F1(n2306));
  SLICE_130 SLICE_130( .DI1(n2313), .DI0(n2314), .B1(n2305), 
    .A1(\vga_vsync_N_182[3] ), .D0(\vga_vsync_N_182[2] ), .A0(n2305), 
    .CLK(\vga_driver/pll_clock ), .Q0(\vga_driver/v_count[2] ), 
    .Q1(\vga_driver/v_count[3] ), .F0(n2314), .F1(n2313));
  SLICE_132 SLICE_132( .DI1(n2311), .DI0(n2312), .D1(n2305), 
    .B1(\vga_vsync_N_182[5] ), .C0(\vga_vsync_N_182[4] ), .A0(n2305), 
    .CLK(\vga_driver/pll_clock ), .Q0(\vga_driver/v_count[4] ), 
    .Q1(\vga_driver/v_count[5] ), .F0(n2312), .F1(n2311));
  SLICE_134 SLICE_134( .DI1(n2309), .DI0(n2310), .D1(n2305), 
    .B1(\vga_vsync_N_182[7] ), .C0(n2305), .B0(\vga_vsync_N_182[6] ), 
    .CLK(\vga_driver/pll_clock ), .Q0(\vga_driver/v_count[6] ), 
    .Q1(\vga_driver/v_count[7] ), .F0(n2310), .F1(n2309));
  SLICE_136 SLICE_136( .DI1(n2307), .DI0(n2308), .C1(n2305), 
    .B1(\vga_vsync_N_182[9] ), .D0(n2305), .A0(\vga_vsync_N_182[8] ), 
    .CLK(\vga_driver/pll_clock ), .Q0(\vga_driver/v_count[8] ), 
    .Q1(\vga_driver/v_count[9] ), .F0(n2308), .F1(n2307));
  SLICE_140 SLICE_140( .DI0(n2159), .D0(n2284), .B0(tick), .CLK(clk), 
    .Q0(tick), .F0(n2159));
  SLICE_141 SLICE_141( .DI1(n2316), .DI0(n2317), .D1(\posx_adj_812[2] ), 
    .C1(reset), .C0(\posx_adj_812[4] ), .B0(reset), .CLK(tick), 
    .Q0(\posx_adj_812[4] ), .Q1(\posx_adj_812[2] ), .F0(n2317), .F1(n2316));
  SLICE_143 SLICE_143( .DI1(n2320), .DI0(n2321), .D1(\posx_adj_815[6] ), 
    .B1(reset), .B0(\posx_adj_815[9] ), .A0(reset), .CLK(tick), 
    .Q0(\posx_adj_815[9] ), .Q1(\posx_adj_815[6] ), .F0(n2321), .F1(n2320));
  SLICE_145 SLICE_145( .DI1(n2318), .DI0(n2319), .D1(\posx_adj_815[1] ), 
    .B1(reset), .B0(\posx_adj_815[5] ), .A0(reset), .CLK(tick), 
    .Q0(\posx_adj_815[5] ), .Q1(\posx_adj_815[1] ), .F0(n2319), .F1(n2318));
  SLICE_147 SLICE_147( .D1(\posx_adj_815[6] ), .C1(\pixel_col[6] ), 
    .B1(n12_adj_786), .A1(\paddle_two/n7829 ), .C0(\pixel_col_9__N_122[6] ), 
    .A0(blanking), .F0(\pixel_col[6] ), .F1(\paddle_two/n7863 ));
  SLICE_148 SLICE_148( .D1(\posx_adj_815[6] ), .C1(n9281), 
    .B1(\paddle_two/n12_c ), .A1(\pixel_col[6] ), .D0(blanking), 
    .C0(\pixel_col_9__N_122[8] ), .A0(\pixel_col_9__N_122[7] ), .F0(n9281), 
    .F1(\paddle_two/n7829 ));
  SLICE_149 SLICE_149( .D1(\ball/rgb_2__N_365[1] ), 
    .B1(\ball/rgb_2__N_365[2] ), .D0(\ball/rgb_2__N_365[3] ), .C0(\ball/n29 ), 
    .B0(\ball/rgb_2__N_365[4] ), .A0(\ball/n22 ), .F0(\ball/n8870 ), 
    .F1(\ball/n22 ));
  SLICE_150 SLICE_150( .D1(\ball/n2267 ), .C1(\ball/n8873 ), 
    .B1(\ball/rgb_2__N_365[5] ), .A1(\ball/rgb_2__N_365[3] ), 
    .D0(\ball/n8870 ), .C0(\ball/n22 ), .B0(\ball/rgb_2__N_365[4] ), 
    .A0(\ball/n8378 ), .F0(\ball/n8873 ), .F1(\ball/n63_adj_719 ));
  SLICE_151 SLICE_151( .C1(\ball/n8867 ), .A1(\ball/rgb_2__N_365[5] ), 
    .D0(\ball/n197 ), .C0(\ball/n212 ), .B0(\ball/n8864 ), 
    .A0(\ball/rgb_2__N_365[4] ), .F0(\ball/n8867 ), .F1(\ball/n8377 ));
  SLICE_152 SLICE_152( .D1(\ball/rgb_2__N_365[1] ), 
    .C1(\ball/rgb_2__N_365[2] ), .A1(\ball/rgb_2__N_365[0] ), 
    .D0(\ball/rgb_2__N_365[2] ), .C0(\ball/rgb_2__N_365[4] ), 
    .B0(\ball/rgb_2__N_365[3] ), .A0(\ball/n212 ), .F0(\ball/n8864 ), 
    .F1(\ball/n212 ));
  SLICE_153 SLICE_153( .D1(blanking), .C1(n7797), .B1(\ball_rgb[1] ), 
    .A1(n8_adj_809), .D0(n2209), .C0(n10_adj_789), .B0(n9), .A0(blanking), 
    .F0(n7797), .F1(g_c));
  SLICE_155 SLICE_155( .D1(\background/n7919 ), .C1(\background/n8374 ), 
    .B1(blanking), .A1(\pixel_row_9__N_38[7] ), .D0(\pixel_row_9__N_38[2] ), 
    .C0(\pixel_row_9__N_38[1] ), .B0(blanking), .A0(\pixel_row_9__N_38[0] ), 
    .F0(\background/n8374 ), .F1(\background/n8372 ));
  SLICE_157 SLICE_157( .D0(\ball/rgb_2__N_365[6] ), .C0(\ball/n8377 ), 
    .B0(\ball/n6820 ), .A0(\ball/rgb_2__N_365[7] ), .F0(\ball/n8858 ));
  SLICE_158 SLICE_158( .D0(\ball/n8858 ), .C0(\ball/n63_adj_719 ), 
    .B0(\ball/n9273 ), .A0(\ball/rgb_2__N_365[7] ), .F0(\ball/n8861 ));
  SLICE_159 SLICE_159( .D1(blanking), .C1(\ball/n16_adj_739 ), 
    .B1(\pixel_col_9__N_122[8] ), .A1(\ball/posx[8] ), .D0(blanking), 
    .C0(\ball/n14_adj_740 ), .B0(\pixel_col_9__N_122[7] ), .A0(\ball/posx[7] ), 
    .F0(\ball/n16_adj_739 ), .F1(\ball/n18_adj_736 ));
  SLICE_161 SLICE_161( .D1(\pixel_col_9__N_122[7] ), .C1(\background/n7380 ), 
    .B1(blanking), .A1(\background/n7897 ), .D0(blanking), 
    .C0(\background/n146 ), .B0(\pixel_col_9__N_122[8] ), .A0(n7899), 
    .F0(\background/n7380 ), .F1(\background/n8320 ));
  SLICE_163 SLICE_163( .D1(\pixel_col[9] ), .C1(n18_adj_790), 
    .B1(\rgb_2__N_237[9] ), .A1(\rgb_2__N_237[10] ), .D0(\rgb_2__N_237[8] ), 
    .C0(n16_adj_791), .B0(blanking), .A0(\pixel_col_9__N_122[8] ), 
    .F0(n18_adj_790), .F1(rgb_2__N_236));
  SLICE_164 SLICE_164( .D1(blanking), .C1(n14_adj_792), .B1(\rgb_2__N_237[7] ), 
    .A1(\pixel_col_9__N_122[7] ), .D0(blanking), .C0(n12_adj_793), 
    .B0(\rgb_2__N_237[6] ), .A0(\pixel_col_9__N_122[6] ), .F0(n14_adj_792), 
    .F1(n16_adj_791));
  SLICE_165 SLICE_165( .D1(\pixel_col_9__N_122[6] ), .C1(\ball/n12_adj_742 ), 
    .B1(blanking), .A1(\ball/posx[6] ), .D0(\pixel_col_9__N_122[5] ), 
    .C0(\ball/n10_adj_743 ), .B0(blanking), .A0(\ball/posx[5] ), 
    .F0(\ball/n12_adj_742 ), .F1(\ball/n14_adj_740 ));
  SLICE_166 SLICE_166( .D1(\ball/posx[4] ), .C1(\ball/n8_adj_744 ), 
    .B1(\pixel_col_9__N_122[4] ), .A1(blanking), .D0(\ball/posx[3] ), 
    .C0(\ball/n6_adj_745 ), .B0(blanking), .A0(\h_count[3] ), 
    .F0(\ball/n8_adj_744 ), .F1(\ball/n10_adj_743 ));
  SLICE_167 SLICE_167( .D1(blanking), .C1(n10_adj_794), .B1(\rgb_2__N_237[5] ), 
    .A1(\pixel_col_9__N_122[5] ), .D0(\pixel_col_9__N_122[4] ), 
    .C0(n8_adj_795), .B0(\rgb_2__N_237[4] ), .A0(blanking), .F0(n10_adj_794), 
    .F1(n12_adj_793));
  SLICE_170 SLICE_170( .D1(\h_count[2] ), .C1(\ball/n4_adj_746 ), 
    .B1(blanking), .A1(\ball/posx[2] ), .D0(\pixel_col[1] ), 
    .C0(\ball/posx[0] ), .B0(\pixel_col[0] ), .A0(\ball/posx[1] ), 
    .F0(\ball/n4_adj_746 ), .F1(\ball/n6_adj_745 ));
  SLICE_171 SLICE_171( .D1(\rgb_2__N_237[3] ), .C1(n6_adj_796), 
    .B1(\h_count[3] ), .A1(blanking), .D0(\rgb_2__N_237[2] ), .C0(n4_adj_797), 
    .B0(\h_count[2] ), .A0(blanking), .F0(n6_adj_796), .F1(n8_adj_795));
  SLICE_173 SLICE_173( .D1(\pixel_row_9__N_38[9] ), .C1(\ball/n18_adj_738 ), 
    .B1(blanking), .A1(\ball/posy[9] ), .D0(\pixel_row_9__N_38[8] ), 
    .C0(\ball/n16_adj_747 ), .B0(blanking), .A0(\ball/posy[8] ), 
    .F0(\ball/n18_adj_738 ), .F1(\ball/rgb_2__N_269 ));
  SLICE_175 SLICE_175( .D1(\pixel_row_9__N_38[7] ), .C1(\ball/n14_adj_748 ), 
    .B1(\ball/posy[7] ), .A1(blanking), .D0(\pixel_row_9__N_38[6] ), 
    .C0(\ball/n12_adj_749 ), .B0(blanking), .A0(\ball/posy[6] ), 
    .F0(\ball/n14_adj_748 ), .F1(\ball/n16_adj_747 ));
  SLICE_176 SLICE_176( .D1(blanking), .C1(\ball/n10_adj_750 ), 
    .B1(\ball/posy[5] ), .A1(\pixel_row_9__N_38[5] ), .D0(blanking), 
    .C0(\ball/n8_adj_751 ), .B0(\ball/posy[4] ), .A0(\pixel_row_9__N_38[4] ), 
    .F0(\ball/n10_adj_750 ), .F1(\ball/n12_adj_749 ));
  SLICE_177 SLICE_177( .D1(\rgb_2__N_271[6] ), .C1(n12_adj_777), 
    .B1(\pixel_row_9__N_38[6] ), .A1(blanking), .D0(\rgb_2__N_271[5] ), 
    .C0(n10), .B0(blanking), .A0(\pixel_row_9__N_38[5] ), .F0(n12_adj_777), 
    .F1(n14));
  SLICE_179 SLICE_179( .D1(blanking), .C1(\paddle_two/n12_adj_762 ), 
    .B1(\pixel_row_9__N_38[6] ), .A1(\paddle_two/posy[6] ), .D0(blanking), 
    .C0(\paddle_two/n10_c ), .B0(\pixel_row_9__N_38[5] ), 
    .A0(\paddle_two/posy[5] ), .F0(\paddle_two/n12_adj_762 ), 
    .F1(\paddle_two/n14 ));
  SLICE_181 SLICE_181( .D1(\pixel_row_9__N_38[6] ), .C1(\paddle_one/n12 ), 
    .B1(blanking), .A1(\paddle_one/posy[6] ), .D0(\pixel_row_9__N_38[5] ), 
    .C0(\paddle_one/n10_adj_770 ), .B0(\paddle_one/posy[5] ), .A0(blanking), 
    .F0(\paddle_one/n12 ), .F1(\paddle_one/n14 ));
  SLICE_183 SLICE_183( .D1(\pixel_row_9__N_38[6] ), .C1(n12_adj_804), 
    .B1(blanking), .A1(\rgb_2__N_581[6] ), .D0(\pixel_row_9__N_38[5] ), 
    .C0(n10_adj_805), .B0(blanking), .A0(\rgb_2__N_581[5] ), .F0(n12_adj_804), 
    .F1(n14_adj_803));
  SLICE_185 SLICE_185( .D1(\pixel_row_9__N_38[6] ), .C1(n12_adj_781), 
    .B1(blanking), .A1(\rgb_2__N_462[6] ), .D0(\pixel_row_9__N_38[5] ), 
    .C0(n10_adj_782), .B0(blanking), .A0(\rgb_2__N_462[5] ), .F0(n12_adj_781), 
    .F1(n14_adj_780));
  SLICE_187 SLICE_187( .D1(blanking), .C1(n16), .B1(\rgb_2__N_271[8] ), 
    .A1(\pixel_row_9__N_38[8] ), .D0(\rgb_2__N_271[7] ), .C0(n14), 
    .B0(\pixel_row_9__N_38[7] ), .A0(blanking), .F0(n16), .F1(n18));
  SLICE_189 SLICE_189( .D1(\paddle_two/posy[8] ), .C1(\paddle_two/n16 ), 
    .B1(blanking), .A1(\pixel_row_9__N_38[8] ), .D0(blanking), 
    .C0(\paddle_two/n14 ), .B0(\pixel_row_9__N_38[7] ), 
    .A0(\paddle_two/posy[7] ), .F0(\paddle_two/n16 ), .F1(\paddle_two/n18_c ));
  SLICE_191 SLICE_191( .D1(\pixel_row_9__N_38[8] ), .C1(\paddle_one/n16 ), 
    .B1(blanking), .A1(\paddle_one/posy[8] ), .D0(blanking), 
    .C0(\paddle_one/n14 ), .B0(\pixel_row_9__N_38[7] ), 
    .A0(\paddle_one/posy[7] ), .F0(\paddle_one/n16 ), .F1(\paddle_one/n18 ));
  SLICE_193 SLICE_193( .D1(\rgb_2__N_581[8] ), .C1(n16_adj_802), .B1(blanking), 
    .A1(\pixel_row_9__N_38[8] ), .D0(\pixel_row_9__N_38[7] ), .C0(n14_adj_803), 
    .B0(blanking), .A0(\rgb_2__N_581[7] ), .F0(n16_adj_802), .F1(n18_adj_801));
  SLICE_195 SLICE_195( .D1(\rgb_2__N_462[8] ), .C1(n16_adj_779), .B1(blanking), 
    .A1(\pixel_row_9__N_38[8] ), .D0(\pixel_row_9__N_38[7] ), .C0(n14_adj_780), 
    .B0(\rgb_2__N_462[7] ), .A0(blanking), .F0(n16_adj_779), .F1(n18_adj_778));
  SLICE_198 SLICE_198( .D1(blanking), .C1(\ball/n6_adj_752 ), 
    .B1(\ball/posy[3] ), .A1(\pixel_row_9__N_38[3] ), .D0(\ball/posy[2] ), 
    .C0(\ball/n4_adj_753 ), .B0(blanking), .A0(\pixel_row_9__N_38[2] ), 
    .F0(\ball/n6_adj_752 ), .F1(\ball/n8_adj_751 ));
  SLICE_199 SLICE_199( .D1(\pixel_row_9__N_38[4] ), .C1(n8), .B1(blanking), 
    .A1(\rgb_2__N_271[4] ), .D0(\pixel_row_9__N_38[3] ), .C0(n6), 
    .B0(\rgb_2__N_271[3] ), .A0(blanking), .F0(n8), .F1(n10));
  SLICE_201 SLICE_201( .D1(\pixel_row_9__N_38[4] ), .C1(\paddle_two/n8 ), 
    .B1(blanking), .A1(\paddle_two/posy[4] ), .D0(\pixel_row_9__N_38[3] ), 
    .C0(\paddle_two/n6_adj_763 ), .B0(\paddle_two/posy[3] ), .A0(blanking), 
    .F0(\paddle_two/n8 ), .F1(\paddle_two/n10_c ));
  SLICE_203 SLICE_203( .D1(\pixel_row_9__N_38[4] ), .C1(\paddle_one/n8 ), 
    .B1(blanking), .A1(\paddle_one/posy[4] ), .D0(\paddle_one/posy[3] ), 
    .C0(\paddle_one/n6_c ), .B0(blanking), .A0(\pixel_row_9__N_38[3] ), 
    .F0(\paddle_one/n8 ), .F1(\paddle_one/n10_adj_770 ));
  SLICE_205 SLICE_205( .D1(\rgb_2__N_581[4] ), .C1(n8_adj_806), 
    .B1(\pixel_row_9__N_38[4] ), .A1(blanking), .D0(\pixel_row_9__N_38[3] ), 
    .C0(n6_adj_808), .B0(blanking), .A0(\rgb_2__N_581[3] ), .F0(n8_adj_806), 
    .F1(n10_adj_805));
  SLICE_207 SLICE_207( .D1(\pixel_row_9__N_38[4] ), .C1(n8_adj_783), 
    .B1(\rgb_2__N_462[4] ), .A1(blanking), .D0(blanking), .C0(n6_adj_784), 
    .B0(\pixel_row_9__N_38[3] ), .A0(\rgb_2__N_462[3] ), .F0(n8_adj_783), 
    .F1(n10_adj_782));
  SLICE_209 SLICE_209( .D1(\vga_driver/n15 ), .C1(\vga_driver/n17 ), 
    .B1(reset), .A1(\vga_driver/n16 ), .D0(\vga_vsync_N_182[0] ), 
    .C0(\vga_vsync_N_182[2] ), .B0(\vga_vsync_N_182[8] ), 
    .A0(\vga_vsync_N_182[9] ), .F0(\vga_driver/n17 ), .F1(n2305));
  SLICE_210 SLICE_210( .D1(\vga_vsync_N_182[0] ), .C1(\vga_vsync_N_182[8] ), 
    .B1(\vga_driver/n12 ), .A1(\vga_vsync_N_182[7] ), 
    .D0(\vga_vsync_N_182[3] ), .C0(\vga_vsync_N_182[4] ), 
    .B0(\vga_vsync_N_182[7] ), .A0(\vga_vsync_N_182[6] ), 
    .F0(\vga_driver/n16 ), .F1(n6782));
  SLICE_211 SLICE_211( .D1(\pixel_col[1] ), .C1(\pixel_col[0] ), 
    .B1(\rgb_2__N_237[1] ), .A1(\rgb_2__N_237[0] ), .C0(\h_count[0] ), 
    .A0(blanking), .F0(\pixel_col[0] ), .F1(n4_adj_797));
  SLICE_213 SLICE_213( .D1(\vga_driver/h_count[7]_2 ), 
    .C1(\vga_driver/h_count[5]_2 ), .B1(\vga_driver/h_count[6]_2 ), 
    .A1(\vga_driver/h_count[4]_2 ), .C0(\vga_driver/h_count[6]_2 ), 
    .B0(\vga_driver/h_count[5]_2 ), .A0(\vga_driver/h_count[7]_2 ), 
    .F0(\vga_driver/n2188 ), .F1(\vga_driver/n3052 ));
  SLICE_214 SLICE_214( .C1(\vga_driver/vga_hsync_N_166 ), .A1(reset), 
    .D0(\h_count[0] ), .C0(\vga_driver/n7889 ), .B0(\vga_driver/n2188 ), 
    .A0(\vga_driver/h_count[8]_2 ), .F0(\vga_driver/vga_hsync_N_166 ), 
    .F1(\vga_driver/n1060 ));
  SLICE_216 SLICE_216( .D1(\vga_driver/h_count[8]_2 ), .C1(\vga_driver/n8367 ), 
    .B1(\vga_driver/n3052 ), .A1(\vga_driver/h_count[9]_2 ), 
    .D0(\vga_driver/h_count[5]_2 ), .C0(\vga_driver/h_count[4]_2 ), 
    .B0(\vga_driver/h_count[7]_2 ), .A0(\vga_driver/h_count[6]_2 ), 
    .F0(\vga_driver/n8367 ), .F1(\vga_driver/n1103 ));
  SLICE_217 SLICE_217( .D0(\vga_driver/h_count[6]_2 ), .C0(\h_count[0] ), 
    .B0(\vga_driver/h_count[5]_2 ), .A0(\vga_driver/h_count[8]_2 ), 
    .F0(\vga_driver/n8364 ));
  SLICE_218 SLICE_218( .D1(\vga_driver/n8364 ), .C1(\vga_driver/n8363 ), 
    .B1(\vga_driver/h_count[9]_2 ), .A1(\vga_driver/h_count[7]_2 ), 
    .D0(\vga_driver/h_count[6]_2 ), .C0(\h_count[0] ), 
    .B0(\vga_driver/h_count[5]_2 ), .A0(\vga_driver/h_count[8]_2 ), 
    .F0(\vga_driver/n8363 ), .F1(\vga_driver/n7382 ));
  SLICE_219 SLICE_219( .D1(\ball/posx[9] ), .C1(\ball/n18_adj_736 ), 
    .B1(blanking), .A1(\pixel_col_9__N_122[9] ), .C0(blanking), 
    .A0(\pixel_col_9__N_122[8] ), .F0(\pixel_col[8] ), 
    .F1(\ball/rgb_2__N_235 ));
  SLICE_220 SLICE_220( .C1(blanking), .A1(\pixel_row_9__N_38[1] ), 
    .D0(\vga_driver/v_count[9] ), .C0(\vga_driver/n1103 ), 
    .B0(\vga_driver/n4 ), .A0(\vga_driver/n6740 ), .F0(blanking), 
    .F1(\pixel_row[1] ));
  SLICE_221 SLICE_221( .D1(\pixel_col[4] ), .C1(\pixel_col[5] ), 
    .B1(n6_adj_811), .A1(\posx_adj_815[5] ), .C0(\pixel_col_9__N_122[5] ), 
    .A0(blanking), .F0(\pixel_col[5] ), .F1(n12_adj_786));
  SLICE_222 SLICE_222( .D1(\pixel_col[5] ), .C1(\paddle_two/n6 ), 
    .B1(\posx_adj_815[5] ), .A1(\paddle_two/n8318 ), .D0(\h_count[1] ), 
    .C0(\pixel_col_9__N_122[4] ), .B0(\posx_adj_815[1] ), .A0(blanking), 
    .F0(\paddle_two/n6 ), .F1(\paddle_two/n12_c ));
  SLICE_223 SLICE_223( .D1(\pixel_col[1] ), .C1(\pixel_col[3] ), 
    .B1(\pixel_col[2] ), .A1(\posx_adj_815[1] ), .C0(\h_count[3] ), 
    .A0(blanking), .F0(\pixel_col[3] ), .F1(n6_adj_811));
  SLICE_225 SLICE_225( .D1(rgb_2__N_461), .C1(\pixel_col[4] ), .B1(n8332), 
    .A1(\posx_adj_812[4] ), .D0(\pixel_col_9__N_122[4] ), .C0(blanking), 
    .F0(\pixel_col[4] ), .F1(n7));
  SLICE_227 SLICE_227( .C1(\pixel_row_9__N_38[3] ), .A1(blanking), 
    .D0(blanking), .B0(\h_count[1] ), .F0(\pixel_col[1] ), .F1(\pixel_row[3] ));
  SLICE_229 SLICE_229( .D1(\pixel_col[1] ), .C1(\pixel_col[2] ), 
    .B1(\posx_adj_812[2] ), .A1(\pixel_col[3] ), .C0(blanking), 
    .A0(\h_count[2] ), .F0(\pixel_col[2] ), .F1(n8332));
  SLICE_231 SLICE_231( .D1(\rgb_2__N_462[10] ), .C1(\pixel_row[9] ), 
    .B1(\rgb_2__N_462[9] ), .A1(n18_adj_778), .D0(blanking), 
    .A0(\pixel_row_9__N_38[9] ), .F0(\pixel_row[9] ), .F1(rgb_2__N_461));
  SLICE_232 SLICE_232( .D1(\paddle_two/posy[9] ), .C1(\paddle_two/n7793 ), 
    .B1(\paddle_two/n18_c ), .A1(\paddle_two/n7863 ), 
    .D0(\paddle_two/rgb_2__N_581[9] ), .C0(n18_adj_801), 
    .B0(\paddle_two/rgb_2__N_581[10] ), .A0(\pixel_row[9] ), 
    .F0(\paddle_two/n7793 ), .F1(n10_adj_789));
  SLICE_233 SLICE_233( .D1(\vga_driver/v_count[5] ), 
    .C1(\vga_driver/n4_adj_775 ), .B1(\vga_driver/n2182 ), 
    .A1(\vga_driver/n2212 ), .C0(\vga_driver/v_count[1] ), 
    .A0(\vga_driver/v_count[0] ), .F0(\vga_driver/n4_adj_775 ), 
    .F1(\vga_driver/n6740 ));
  SLICE_234 SLICE_234( .C0(\vga_driver/v_count[3] ), 
    .B0(\vga_driver/v_count[4] ), .A0(\vga_driver/v_count[2] ), 
    .F0(\vga_driver/n2182 ));
  SLICE_235 SLICE_235( .D1(\vga_driver/v_count[5] ), .C1(\vga_driver/n2212 ), 
    .B1(\vga_driver/n2182 ), .A1(\vga_driver/n4_adj_775 ), 
    .D0(\vga_driver/v_count[6] ), .B0(\vga_driver/v_count[7] ), 
    .A0(\vga_driver/v_count[8] ), .F0(\vga_driver/n2212 ), 
    .F1(\vga_driver/n4 ));
  SLICE_237 SLICE_237( .B1(blanking), .A1(\pixel_row_9__N_38[5] ), 
    .D0(\pixel_row_9__N_38[5] ), .C0(blanking), .F0(\pixel_row[5] ), 
    .F1(\background/auxiliar_row_9__N_693[5] ));
  SLICE_238 SLICE_238( .D1(\pixel_row[5] ), 
    .C1(\background/auxiliar_row_9__N_681 ), .B1(\background/n8372 ), 
    .A1(\background/n8369 ), .D0(\background/n6_adj_761 ), 
    .C0(\background/n5 ), .B0(blanking), .A0(\pixel_row_9__N_38[9] ), 
    .F0(\background/auxiliar_row_9__N_681 ), .F1(\background/n7914 ));
  SLICE_239 SLICE_239( .D1(\pixel_row[1] ), .C1(\pixel_row[0] ), 
    .B1(\ball/posy[1] ), .A1(\ball/posy[0] ), .C0(blanking), 
    .A0(\pixel_row_9__N_38[0] ), .F0(\pixel_row[0] ), .F1(\ball/n4_adj_753 ));
  SLICE_242 SLICE_242( .D1(blanking), .C1(n4), .B1(\rgb_2__N_271[2] ), 
    .A1(\pixel_row_9__N_38[2] ), .D0(\pixel_row[0] ), .C0(\pixel_row[1] ), 
    .B0(\rgb_2__N_271[1] ), .A0(\rgb_2__N_271[0] ), .F0(n4), .F1(n6));
  SLICE_243 SLICE_243( .D1(\background/n7388 ), .C1(\pixel_col[9] ), 
    .B1(\background/n152 ), .A1(\background/n7807 ), .D0(blanking), 
    .C0(\pixel_col_9__N_122[9] ), .F0(\pixel_col[9] ), .F1(\background/n8323 ));
  SLICE_245 SLICE_245( .D1(\h_count[2] ), .C1(\vga_driver/n6 ), 
    .B1(\h_count[3] ), .A1(\vga_driver/n7382 ), .C0(\h_count[1] ), 
    .B0(\vga_driver/h_count[4]_2 ), .F0(\vga_driver/n6 ), .F1(n7383));
  SLICE_248 SLICE_248( .D1(\vga_vsync_N_182[5] ), 
    .C1(\vga_driver/n12_adj_776 ), .B1(\vga_vsync_N_182[6] ), 
    .A1(\vga_vsync_N_182[4] ), .D0(\vga_vsync_N_182[1] ), 
    .C0(\vga_vsync_N_182[2] ), .B0(\vga_vsync_N_182[3] ), 
    .A0(\vga_vsync_N_182[9] ), .F0(\vga_driver/n12_adj_776 ), 
    .F1(\vga_driver/n12 ));
  SLICE_249 SLICE_249( .D1(\vga_driver/h_count[9]_2 ), .C1(\vga_driver/n7851 ), 
    .B1(\h_count[2] ), .A1(\vga_driver/h_count[4]_2 ), .B0(\h_count[3] ), 
    .A0(\h_count[1] ), .F0(\vga_driver/n7851 ), .F1(\vga_driver/n7889 ));
  SLICE_251 SLICE_251( .D1(\pixel_row_9__N_38[2] ), .C1(n4_adj_798), 
    .B1(\rgb_2__N_581[2] ), .A1(blanking), .D0(\posy_adj_816[0] ), 
    .C0(\pixel_row[1] ), .B0(\pixel_row[0] ), .A0(\posy_adj_816[1] ), 
    .F0(n4_adj_798), .F1(n6_adj_808));
  SLICE_253 SLICE_253( .D1(\paddle_two/posy[2] ), .C1(n4_adj_787), 
    .B1(\pixel_row_9__N_38[2] ), .A1(blanking), .D0(\posy_adj_816[1] ), 
    .C0(\posy_adj_816[0] ), .B0(\pixel_row[1] ), .A0(\pixel_row[0] ), 
    .F0(n4_adj_787), .F1(\paddle_two/n6_adj_763 ));
  SLICE_255 SLICE_255( .D1(blanking), .C1(n4_adj_785), .B1(\rgb_2__N_462[2] ), 
    .A1(\pixel_row_9__N_38[2] ), .D0(\posy_adj_813[1] ), .C0(\pixel_row[0] ), 
    .B0(\posy_adj_813[0] ), .A0(\pixel_row[1] ), .F0(n4_adj_785), 
    .F1(n6_adj_784));
  SLICE_257 SLICE_257( .D1(\paddle_one/posy[2] ), .C1(n4_adj_788), 
    .B1(blanking), .A1(\pixel_row_9__N_38[2] ), .D0(\pixel_row[0] ), 
    .C0(\pixel_row[1] ), .B0(\posy_adj_813[1] ), .A0(\posy_adj_813[0] ), 
    .F0(n4_adj_788), .F1(\paddle_one/n6_c ));
  SLICE_259 SLICE_259( .D0(\pixel_row[9] ), .C0(n18), .B0(\rgb_2__N_271[9] ), 
    .A0(\rgb_2__N_271[10] ), .F0(rgb_2__N_270));
  SLICE_260 SLICE_260( .D1(\ball/n8861 ), .C1(\ball/rgb_2__N_232 ), 
    .B1(\ball/rgb_2__N_365[8] ), .A1(\ball/rgb_2__N_365[9] ), 
    .D0(\ball/rgb_2__N_269 ), .C0(rgb_2__N_236), .B0(\ball/rgb_2__N_235 ), 
    .A0(rgb_2__N_270), .F0(\ball/rgb_2__N_232 ), .F1(\ball_rgb[1] ));
  SLICE_261 SLICE_261( .D1(n2209), .C1(n7899), .B1(\pixel_col_9__N_122[9] ), 
    .A1(blanking), .D0(\pixel_col_9__N_122[5] ), .B0(\pixel_col_9__N_122[6] ), 
    .F0(n7899), .F1(n2013));
  SLICE_262 SLICE_262( .D0(\background/n7914 ), .C0(n6_adj_807), .B0(n2013), 
    .A0(n7), .F0(\background/n6_c ));
  SLICE_263 SLICE_263( .D1(\timer_clock[8] ), .C1(n12), .B1(\timer_clock[10] ), 
    .A1(\timer_clock[12] ), .D0(\timer_clock[1] ), .C0(n7379), 
    .B0(\timer_clock[3] ), .A0(\timer_clock[2] ), .F0(n12), .F1(n2284));
  SLICE_265 SLICE_265( .D1(\timer_clock[11] ), .C1(n7867), 
    .B1(\timer_clock[4] ), .A1(n6_adj_810), .D0(\timer_clock[6] ), 
    .C0(\timer_clock[0] ), .B0(\timer_clock[5] ), .A0(\timer_clock[9] ), 
    .F0(n7867), .F1(n7379));
  SLICE_266 SLICE_266( .C0(\timer_clock[7] ), .A0(\timer_clock[13] ), 
    .F0(n6_adj_810));
  SLICE_267 SLICE_267( .D1(\posx_adj_812[4] ), .C1(\paddle_one/n7866 ), 
    .B1(\pixel_col[4] ), .A1(\posx_adj_812[2] ), .D0(\h_count[2] ), 
    .C0(\h_count[3] ), .A0(blanking), .F0(\paddle_one/n7866 ), 
    .F1(\paddle_one/n10 ));
  SLICE_268 SLICE_268( .D1(\pixel_row[9] ), .C1(\paddle_one/rgb_2__N_379 ), 
    .B1(\paddle_one/posy[9] ), .A1(\paddle_one/n18 ), .D0(blanking), 
    .C0(\paddle_one/n10 ), .B0(\paddle_one/n7827 ), .A0(n7899), 
    .F0(\paddle_one/rgb_2__N_379 ), .F1(n6_adj_807));
  SLICE_269 SLICE_269( .D1(reset), .B1(\paddle_one/n15 ), .D0(reset), 
    .C0(\paddle_one/n15 ), .B0(player_one_up_c), .A0(player_one_down_c), 
    .F0(\paddle_one/n2233 ), .F1(\paddle_one/n262 ));
  SLICE_270 SLICE_270( .D1(\paddle_one/n10_adj_773 ), 
    .C1(\paddle_one/n14_adj_772 ), .B1(\paddle_one/timer[1] ), 
    .A1(\paddle_one/timer[0] ), .D0(\paddle_one/timer[6] ), 
    .C0(\paddle_one/timer[2] ), .B0(\paddle_one/timer[7] ), 
    .A0(\paddle_one/timer[3] ), .F0(\paddle_one/n14_adj_772 ), 
    .F1(\paddle_one/n15 ));
  SLICE_271 SLICE_271( .D1(\rgb_2__N_462[10] ), .C1(\paddle_one/n8335 ), 
    .B1(\paddle_one/n8333 ), .A1(player_one_up_c), .D0(\rgb_2__N_462[7] ), 
    .C0(\paddle_one/n8337 ), .B0(\rgb_2__N_462[6] ), .A0(\rgb_2__N_462[9] ), 
    .F0(\paddle_one/n8335 ), .F1(\paddle_one/n3091 ));
  SLICE_273 SLICE_273( .D1(\paddle_one/posy[8] ), .C1(\paddle_one/n8344 ), 
    .B1(\paddle_one/posy[9] ), .A1(\paddle_one/n14_adj_774 ), 
    .D0(\paddle_one/posy[2] ), .B0(\posy_adj_813[1] ), 
    .A0(\paddle_one/posy[6] ), .F0(\paddle_one/n8344 ), 
    .F1(\paddle_one/n8333 ));
  SLICE_274 SLICE_274( .D0(\paddle_one/posy[7] ), .C0(\paddle_one/posy[5] ), 
    .B0(\paddle_one/posy[3] ), .A0(\paddle_one/posy[4] ), 
    .F0(\paddle_one/n14_adj_774 ));
  SLICE_275 SLICE_275( .D1(\rgb_2__N_462[5] ), .C1(\paddle_one/n8340 ), 
    .B1(\rgb_2__N_462[8] ), .A1(\rgb_2__N_462[4] ), .D0(\rgb_2__N_462[3] ), 
    .C0(\posy_adj_813[0] ), .B0(\rgb_2__N_462[2] ), .A0(\posy_adj_813[1] ), 
    .F0(\paddle_one/n8340 ), .F1(\paddle_one/n8337 ));
  SLICE_277 SLICE_277( .D1(\paddle_two/rgb_2__N_581[10] ), 
    .C1(\paddle_two/n8348 ), .B1(player_two_up_c), .A1(\paddle_two/n8346 ), 
    .D0(\rgb_2__N_581[6] ), .C0(\paddle_two/n8350 ), .B0(\rgb_2__N_581[7] ), 
    .A0(\paddle_two/rgb_2__N_581[9] ), .F0(\paddle_two/n8348 ), 
    .F1(\paddle_two/n3093 ));
  SLICE_279 SLICE_279( .D1(\paddle_two/posy[8] ), .C1(\paddle_two/n8357 ), 
    .B1(\paddle_two/posy[9] ), .A1(\paddle_two/n14_adj_764 ), 
    .D0(\paddle_two/posy[2] ), .B0(\paddle_two/posy[6] ), 
    .A0(\posy_adj_816[1] ), .F0(\paddle_two/n8357 ), .F1(\paddle_two/n8346 ));
  SLICE_280 SLICE_280( .D0(\paddle_two/posy[3] ), .C0(\paddle_two/posy[7] ), 
    .B0(\paddle_two/posy[4] ), .A0(\paddle_two/posy[5] ), 
    .F0(\paddle_two/n14_adj_764 ));
  SLICE_281 SLICE_281( .D1(\rgb_2__N_581[5] ), .C1(\paddle_two/n8353 ), 
    .B1(\rgb_2__N_581[8] ), .A1(\rgb_2__N_581[4] ), .D0(\rgb_2__N_581[3] ), 
    .C0(\posy_adj_816[0] ), .B0(\posy_adj_816[1] ), .A0(\rgb_2__N_581[2] ), 
    .F0(\paddle_two/n8353 ), .F1(\paddle_two/n8350 ));
  SLICE_283 SLICE_283( .D1(\paddle_two/posy[9] ), .C1(\paddle_two/n24 ), 
    .B1(\pixel_row[9] ), .A1(\paddle_two/n18_c ), .D0(\posx_adj_815[9] ), 
    .C0(blanking), .A0(\pixel_col_9__N_122[9] ), .F0(\paddle_two/n24 ), 
    .F1(n9));
  SLICE_285 SLICE_285( .C1(reset), .B1(\paddle_two/n15 ), .D0(player_two_up_c), 
    .C0(\paddle_two/n15 ), .B0(reset), .A0(player_two_down_c), 
    .F0(\paddle_two/n2242 ), .F1(\paddle_two/n266 ));
  SLICE_286 SLICE_286( .D1(\paddle_two/n8_adj_769 ), 
    .C1(\paddle_two/n12_adj_768 ), .B1(\paddle_two/timer[0] ), 
    .A1(\paddle_two/timer[3] ), .D0(\paddle_two/timer[2] ), 
    .C0(\paddle_two/timer[6] ), .B0(\paddle_two/timer[5] ), 
    .A0(\paddle_two/timer[7] ), .F0(\paddle_two/n12_adj_768 ), 
    .F1(\paddle_two/n15 ));
  SLICE_287 SLICE_287( .D1(\background/n152 ), .C1(\background/n7893 ), 
    .B1(\pixel_col[9] ), .A1(\background/n7388 ), .D0(\h_count[1] ), 
    .C0(\h_count[0] ), .B0(\h_count[2] ), .A0(blanking), 
    .F0(\background/n7893 ), .F1(\background/n146 ));
  SLICE_288 SLICE_288( .C1(\pixel_row_9__N_38[2] ), .A1(blanking), 
    .C0(\background/auxiliar_col_9__N_616[9] ), .B0(blanking), 
    .F0(\background/n7388 ), .F1(\pixel_row[2] ));
  SLICE_289 SLICE_289( .C1(\pixel_row_9__N_38[8] ), .A1(blanking), 
    .D0(\pixel_row_9__N_38[8] ), .C0(blanking), .B0(\background/n1983 ), 
    .A0(\pixel_row_9__N_38[9] ), .F0(\background/auxiliar_row_9__N_693[9] ), 
    .F1(\pixel_row[8] ));
  SLICE_290 SLICE_290( .C1(\background/n1983 ), .B1(blanking), 
    .A1(\pixel_row_9__N_38[8] ), .D0(\pixel_row_9__N_38[6] ), 
    .C0(\pixel_row_9__N_38[7] ), .A0(\pixel_row_9__N_38[5] ), 
    .F0(\background/n1983 ), .F1(\background/auxiliar_row_9__N_693[8] ));
  SLICE_291 SLICE_291( .D1(\background/n1971 ), .C1(n2209), 
    .B1(\background/n8_c ), .A1(\pixel_col_9__N_122[4] ), 
    .D0(\pixel_col_9__N_122[8] ), .B0(\pixel_col_9__N_122[7] ), .F0(n2209), 
    .F1(\background/n152 ));
  SLICE_292 SLICE_292( .D1(\background/n8321 ), 
    .C1(\background/auxiliar_col_9__N_648 ), .B1(\background/n6_c ), 
    .A1(\background/n8320 ), .D0(\pixel_col_9__N_122[9] ), 
    .C0(\background/n152 ), .A0(blanking), 
    .F0(\background/auxiliar_col_9__N_648 ), .F1(n8_adj_809));
  SLICE_294 SLICE_294( .D1(\background/auxiliar_col_9__N_616[6] ), 
    .C1(\background/n7910 ), .B1(\background/n8323 ), 
    .A1(\background/auxiliar_col_9__N_616[5] ), 
    .D0(\background/auxiliar_col_9__N_616[8] ), 
    .C0(\background/auxiliar_col_9__N_616[4] ), 
    .B0(\background/auxiliar_col_9__N_616[3] ), 
    .A0(\background/auxiliar_col_9__N_616[7] ), .F0(\background/n7910 ), 
    .F1(\background/n8321 ));
  SLICE_295 SLICE_295( .D1(\background/auxiliar_row_9__N_649[4] ), 
    .C1(\background/n8370 ), .B1(\background/n7877 ), 
    .A1(\background/auxiliar_row_9__N_649[8] ), 
    .D0(\background/auxiliar_row_9__N_649[6] ), 
    .C0(\background/auxiliar_row_9__N_649[5] ), 
    .B0(\background/auxiliar_row_9__N_649[3] ), 
    .A0(\background/auxiliar_row_9__N_649[9] ), .F0(\background/n8370 ), 
    .F1(\background/n8369 ));
  SLICE_296 SLICE_296( .D0(\background/auxiliar_row_9__N_649[2] ), 
    .C0(\background/auxiliar_row_9__N_649[1] ), 
    .B0(\background/auxiliar_row_9__N_649[0] ), 
    .A0(\background/auxiliar_row_9__N_649[7] ), .F0(\background/n7877 ));
  SLICE_298 SLICE_298( .D1(\pixel_row_9__N_38[4] ), 
    .C1(\pixel_row_9__N_38[6] ), .B1(\pixel_row_9__N_38[3] ), 
    .A1(\pixel_row_9__N_38[8] ), .D0(\pixel_row_9__N_38[6] ), 
    .B0(\pixel_row_9__N_38[8] ), .F0(\background/n6_adj_761 ), 
    .F1(\background/n7919 ));
  SLICE_299 SLICE_299( .D1(\pixel_row_9__N_38[5] ), .C1(\background/n4 ), 
    .B1(\pixel_row_9__N_38[7] ), .A1(\pixel_row_9__N_38[4] ), 
    .D0(\pixel_row_9__N_38[0] ), .C0(\pixel_row_9__N_38[3] ), 
    .B0(\pixel_row_9__N_38[2] ), .A0(\pixel_row_9__N_38[1] ), 
    .F0(\background/n4 ), .F1(\background/n5 ));
  SLICE_301 SLICE_301( .D1(\ball/rgb_2__N_365[2] ), 
    .B1(\ball/rgb_2__N_365[1] ), .A1(\ball/rgb_2__N_365[0] ), 
    .D0(\ball/rgb_2__N_365[0] ), .C0(\ball/rgb_2__N_365[2] ), 
    .B0(\ball/rgb_2__N_365[4] ), .A0(\ball/rgb_2__N_365[1] ), 
    .F0(\ball/n2267 ), .F1(\ball/n29 ));
  SLICE_303 SLICE_303( .D1(\ball/rgb_2__N_365[5] ), .C1(\ball/n10_adj_723 ), 
    .B1(\ball/rgb_2__N_365[4] ), .D0(\ball/rgb_2__N_365[2] ), 
    .C0(\ball/rgb_2__N_365[0] ), .B0(\ball/rgb_2__N_365[3] ), 
    .A0(\ball/rgb_2__N_365[1] ), .F0(\ball/n10_adj_723 ), .F1(\ball/n9273 ));
  SLICE_305 SLICE_305( .D0(\ball/rgb_2__N_365[2] ), 
    .C0(\ball/rgb_2__N_365[5] ), .B0(\ball/rgb_2__N_365[0] ), 
    .A0(\ball/rgb_2__N_365[4] ), .F0(\ball/n8325 ));
  SLICE_306 SLICE_306( .D1(\ball/n8325 ), .C1(\ball/n8324 ), 
    .B1(\ball/rgb_2__N_365[1] ), .A1(\ball/rgb_2__N_365[3] ), 
    .D0(\ball/rgb_2__N_365[5] ), .B0(\ball/rgb_2__N_365[2] ), 
    .F0(\ball/n8324 ), .F1(\ball/n6820 ));
  SLICE_307 SLICE_307( .D1(reset), .B1(\ball/n2194 ), .C0(\ball/n2194 ), 
    .A0(reset), .F0(\ball/n258 ), .F1(\ball/n2 ));
  SLICE_308 SLICE_308( .D1(\ball/timer[1] ), .C1(\ball/n14_adj_754 ), 
    .B1(\ball/timer[0] ), .A1(\ball/n10_adj_755 ), .D0(\ball/timer[3] ), 
    .C0(\ball/timer[6] ), .B0(\ball/timer[2] ), .A0(\ball/timer[7] ), 
    .F0(\ball/n14_adj_754 ), .F1(\ball/n2194 ));
  SLICE_310 SLICE_310( .C1(\pixel_col_9__N_122[8] ), .B1(blanking), 
    .A1(\pixel_col_9__N_122[7] ), .D0(\pixel_col_9__N_122[7] ), .C0(blanking), 
    .B0(\pixel_col_9__N_122[8] ), .A0(\pixel_col_9__N_122[9] ), 
    .F0(\background/auxiliar_col_9__N_682[9] ), 
    .F1(\background/auxiliar_col_9__N_682[8] ));
  SLICE_312 SLICE_312( .D1(\h_count[0] ), .C1(\h_count[1] ), .A1(\h_count[2] ), 
    .D0(\h_count[2] ), .C0(blanking), .B0(\h_count[1] ), .A0(\h_count[3] ), 
    .F0(\paddle_two/n8318 ), .F1(\background/n1971 ));
  SLICE_315 SLICE_315( .C1(\pixel_row_9__N_38[6] ), 
    .B1(\pixel_row_9__N_38[5] ), .A1(blanking), .D0(\pixel_row_9__N_38[6] ), 
    .C0(\pixel_row_9__N_38[5] ), .B0(blanking), .A0(\pixel_row_9__N_38[7] ), 
    .F0(\background/auxiliar_row_9__N_693[7] ), 
    .F1(\background/auxiliar_row_9__N_693[6] ));
  SLICE_317 SLICE_317( .D1(\ball/rgb_2__N_365[1] ), 
    .B1(\ball/rgb_2__N_365[2] ), .A1(\ball/rgb_2__N_365[0] ), 
    .D0(\ball/rgb_2__N_365[0] ), .C0(\ball/rgb_2__N_365[2] ), 
    .A0(\ball/rgb_2__N_365[1] ), .F0(\ball/n8378 ), .F1(\ball/n197 ));
  SLICE_321 SLICE_321( .C0(\ball/timer[5] ), .A0(\ball/timer[4] ), 
    .F0(\ball/n10_adj_755 ));
  SLICE_325 SLICE_325( .C0(\background/auxiliar_col_9__N_616[2] ), 
    .B0(\background/auxiliar_col_9__N_616[0] ), 
    .A0(\background/auxiliar_col_9__N_616[1] ), .F0(\background/n7807 ));
  SLICE_327 SLICE_327( .C0(\paddle_two/timer[4] ), .B0(\paddle_two/timer[1] ), 
    .F0(\paddle_two/n8_adj_769 ));
  SLICE_329 SLICE_329( .D0(\paddle_one/timer[5] ), .B0(\paddle_one/timer[4] ), 
    .F0(\paddle_one/n10_adj_773 ));
  SLICE_340 SLICE_340( .D0(\pixel_col_9__N_122[8] ), 
    .C0(\pixel_col_9__N_122[9] ), .B0(\pixel_col_9__N_122[7] ), 
    .F0(\paddle_one/n7827 ));
  SLICE_344 SLICE_344( .C1(\pixel_col_9__N_122[4] ), .B1(\h_count[3] ), 
    .C0(\pixel_col_9__N_122[6] ), .B0(\pixel_col_9__N_122[5] ), 
    .A0(\h_count[3] ), .F0(\background/n8_c ), .F1(\background/n7897 ));
  SLICE_349 SLICE_349( .F0(VCC_net));
  SLICE_351 SLICE_351( .C0(\vga_vsync_N_182[5] ), .B0(\vga_vsync_N_182[1] ), 
    .F0(\vga_driver/n15 ));
  SLICE_353 SLICE_353( .D1(\pixel_row_9__N_38[4] ), .B1(blanking), 
    .D0(\pixel_row_9__N_38[6] ), .A0(blanking), .F0(\pixel_row[6] ), 
    .F1(\pixel_row[4] ));
  SLICE_354 SLICE_354( .C0(blanking), .A0(\pixel_row_9__N_38[7] ), 
    .F0(\pixel_row[7] ));
  SLICE_360 SLICE_360( .B1(blanking), .A1(\pixel_col_9__N_122[7] ), 
    .D0(\pixel_col_9__N_122[7] ), .C0(blanking), .F0(\pixel_col[7] ), 
    .F1(\background/auxiliar_col_9__N_682[7] ));
  SLICE_362 SLICE_362( .DI1(n2323), .D1(vsync_c), .C1(reset), 
    .B1(\vga_vsync_N_182[1] ), .A1(n6782), .B0(reset), 
    .CLK(\vga_driver/pll_clock ), .Q1(vsync_c), .F0(n256), .F1(n2323));
  SLICE_364 SLICE_364( .D0(player_one_up_c), .F0(\paddle_one/n865[2] ));
  SLICE_366 SLICE_366( .A0(player_two_up_c), .F0(\paddle_two/n940[1] ));
  SLICE_375 SLICE_375( .C1(reset), .A1(\ball/posx[9] ), .D0(reset), 
    .B0(\ball/posx[3] ), .F0(\ball/n56[3] ), .F1(\ball/n56[9] ));
  SLICE_376 SLICE_376( .C1(\ball/posx[0] ), .D0(\ball/posx[0] ), .B0(reset), 
    .F0(\ball/n56[0] ), .F1(\ball/n1[0] ));
  SLICE_377 SLICE_377( .B1(\ball/posy[9] ), .B0(reset), .A0(\ball/posy[9] ), 
    .F0(\ball/n56_adj_756[9] ), .F1(\ball/n1_adj_757[9] ));
  SLICE_378 SLICE_378( .B1(\ball/posx[5] ), .C0(\ball/posx[5] ), .A0(reset), 
    .F0(\ball/n56[5] ), .F1(\ball/n1[5] ));
  SLICE_379 SLICE_379( .C1(\ball/posy[8] ), .D0(\ball/posy[8] ), .B0(reset), 
    .F0(\ball/n56_adj_756[8] ), .F1(\ball/n1_adj_757[8] ));
  SLICE_380 SLICE_380( .C1(\ball/posy[5] ), .D0(\ball/posy[5] ), .B0(reset), 
    .F0(\ball/n56_adj_756[5] ), .F1(\ball/n1_adj_757[5] ));
  SLICE_381 SLICE_381( .C1(\ball/posy[4] ), .C0(reset), .B0(\ball/posy[4] ), 
    .F0(\ball/n56_adj_756[4] ), .F1(\ball/n1_adj_757[4] ));
  SLICE_382 SLICE_382( .B1(\ball/posy[1] ), .C0(\ball/posy[1] ), .A0(reset), 
    .F0(\ball/n56_adj_756[1] ), .F1(\ball/n1_adj_757[1] ));
  SLICE_383 SLICE_383( .C1(\ball/posy[2] ), .D0(\ball/posy[2] ), .B0(reset), 
    .F0(\ball/n56_adj_756[2] ), .F1(\ball/n1_adj_757[2] ));
  SLICE_384 SLICE_384( .C1(\ball/posx[6] ), .A1(reset), .D0(reset), 
    .B0(\ball/posx[8] ), .F0(\ball/n56[8] ), .F1(\ball/n56[6] ));
  SLICE_385 SLICE_385( .B1(\ball/posx[4] ), .A1(reset), .D0(reset), 
    .A0(\ball/posx[2] ), .F0(\ball/n56[2] ), .F1(\ball/n56[4] ));
  SLICE_386 SLICE_386( .C1(\ball/posy[0] ), .D0(\ball/posy[0] ), .A0(reset), 
    .F0(\ball/n56_adj_756[0] ), .F1(\ball/n1_adj_757[0] ));
  SLICE_387 SLICE_387( .C0(\ball/posx[9] ), .F0(\ball/n1[9] ));
  SLICE_389 SLICE_389( .B0(\ball/posx[7] ), .F0(\ball/n1[7] ));
  SLICE_390 SLICE_390( .B0(\ball/posx[8] ), .F0(\ball/n1[8] ));
  SLICE_393 SLICE_393( .A1(\ball/posx[1] ), .D0(\ball/posx[6] ), 
    .F0(\ball/n1[6] ), .F1(\ball/n1[1] ));
  SLICE_394 SLICE_394( .D1(\ball/posx[2] ), .A0(\ball/posx[3] ), 
    .F0(\ball/n1[3] ), .F1(\ball/n1[2] ));
  SLICE_395 SLICE_395( .C0(\ball/posx[4] ), .F0(\ball/n1[4] ));
  SLICE_396 SLICE_396( .D1(\ball/posy[7] ), .D0(\ball/posy[6] ), 
    .F0(\ball/n1_adj_757[6] ), .F1(\ball/n1_adj_757[7] ));
  SLICE_404 SLICE_404( .D1(\ball/posy[3] ), .C0(reset), .A0(\ball/posy[3] ), 
    .F0(\ball/n56_adj_756[3] ), .F1(\ball/n1_adj_757[3] ));
  SLICE_409 SLICE_409( .D1(reset), .C1(\ball/posx[7] ), .C0(reset), 
    .A0(\ball/posy[6] ), .F0(\ball/n56_adj_756[6] ), .F1(\ball/n56[7] ));
  SLICE_415 SLICE_415( .DI1(n2325), .D1(n7383), .C1(hsync_c), 
    .B1(\h_count[0] ), .A1(reset), .D0(reset), .B0(\ball/posx[1] ), 
    .CLK(\vga_driver/pll_clock ), .Q1(hsync_c), .F0(\ball/n56[1] ), .F1(n2325));
  SLICE_416 SLICE_416( .DI1(\VCC_net\000/BUF1 ), .D0(reset), 
    .C0(\ball/posy[7] ), .CLK(tick), .Q1(reset), .F0(\ball/n56_adj_756[7] ), 
    .F1(\VCC_net\000/BUF1 ));
  vga_driver_vga_clock_lscc_pll_inst_u_PLL_B 
    \vga_driver.vga_clock.lscc_pll_inst.u_PLL_B ( .REFERENCECLK(clk), 
    .FEEDBACK(\vga_driver/vga_clock/lscc_pll_inst/feedback_w ), 
    .RESET_N(reset), 
    .INTFBOUT(\vga_driver/vga_clock/lscc_pll_inst/feedback_w ), 
    .OUTGLOBAL(\vga_driver/pll_clock ));
  inst2 inst2( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  ball_mult_521 \ball.mult_521 ( .A15(\ball/n473[10] ), .A14(\ball/n473[10] ), 
    .A13(\ball/n473[10] ), .A12(\ball/n473[10] ), .A11(\ball/n473[10] ), 
    .A10(\ball/n473[10] ), .A9(\ball/n67[10] ), .A8(\ball/n67[9] ), 
    .A7(\ball/n67[8] ), .A6(\ball/n67[7] ), .A5(\ball/n67[6] ), 
    .A4(\ball/n67[5] ), .A3(\ball/n67[4] ), .A2(\ball/n67[3] ), 
    .A1(\ball/n67[2] ), .A0(\ball/n67[1] ), .B3(VCC_net), .B2(VCC_net), 
    .B1(VCC_net), .B0(VCC_net), .O9(\ball/n1337[9] ), .O8(\ball/n1337[8] ), 
    .O7(\ball/n1337[7] ), .O6(\ball/n1337[6] ), .O5(\ball/n1337[5] ), 
    .O4(\ball/n1337[4] ), .O3(\ball/n1337[3] ), .O2(\ball/n1337[2] ), 
    .O1(\ball/n1337[1] ), .O0(\ball/n1337[0] ));
  g g_I( .PADDO(g_c), .g(g));
  b b_I( .PADDO(g_c), .b(b));
  player_one_up player_one_up_I( .PADDI(player_one_up_c), 
    .player_one_up(player_one_up));
  player_one_down player_one_down_I( .PADDI(player_one_down_c), 
    .player_one_down(player_one_down));
  r r_I( .PADDO(g_c), .r(r));
  player_two_up player_two_up_I( .PADDI(player_two_up_c), 
    .player_two_up(player_two_up));
  player_two_down player_two_down_I( .PADDI(player_two_down_c), 
    .player_two_down(player_two_down));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
endmodule

module SLICE_0 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_48_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module SLICE_1 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_304_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_304_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_304_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \vga_driver/add_304_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_5 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \vga_driver/add_48_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_6 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_186_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_186_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_8 ( input D1, C1, B1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_186_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_186_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_10 ( input D1, C1, B1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_186_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_11 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \vga_driver/add_186_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_12 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_driver/h_count_308_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/h_count_308__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_driver/h_count_308_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/h_count_308__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/h_count_308__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_driver/h_count_308_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/h_count_308__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/h_count_308__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_driver/h_count_308_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/h_count_308__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/h_count_308__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_driver/h_count_308_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/h_count_308__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/h_count_308__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_driver/h_count_308_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/h_count_308__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_48_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_19 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_48_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_48_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \vga_driver/add_48_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 timer_clock_307_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 timer_clock_307_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 timer_clock_307_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 timer_clock_307_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 timer_clock_307_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i6( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 timer_clock_307_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 timer_clock_307_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 timer_clock_307__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 timer_clock_307_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer_clock_307__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_one/add_4447_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_one/posy_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \paddle_one/posy_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_one/add_4447_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_one/posy_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \paddle_one/posy_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_one/add_4447_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_one/posy_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \paddle_one/posy_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_one/add_4447_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_one/posy_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \paddle_one/posy_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \paddle_one/add_4447_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_one/posy_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \paddle_one/timer_310_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_one/timer_310__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \paddle_one/timer_310_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_one/timer_310__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_one/timer_310__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \paddle_one/timer_310_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_one/timer_310__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_one/timer_310__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \paddle_one/timer_310_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_one/timer_310__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_one/timer_310__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \paddle_one/timer_310_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_one/timer_310__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_40 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \paddle_one/add_40_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \paddle_one/add_40_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \paddle_one/add_40_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \paddle_one/add_40_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \paddle_one/add_40_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \paddle_one/add_4447_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_one/posy_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \paddle_two/add_40_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \paddle_two/timer_311_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_two/timer_311__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \paddle_two/timer_311_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_two/timer_311__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/timer_311__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_49 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \paddle_two/add_40_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \paddle_two/timer_311_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_two/timer_311__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/timer_311__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \paddle_two/timer_311_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_two/timer_311__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/timer_311__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_52 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \paddle_two/timer_311_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/timer_311__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_53 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \paddle_two/add_4446_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \paddle_two/posy_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_54 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_two/add_4446_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_two/posy_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \paddle_two/posy_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_two/add_4446_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_two/posy_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \paddle_two/posy_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_two/add_4446_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_two/posy_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \paddle_two/posy_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_57 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \paddle_two/add_40_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \paddle_two/add_40_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \paddle_two/add_4446_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \paddle_two/posy_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \paddle_two/posy_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_60 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \paddle_two/add_40_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \paddle_two/add_4446_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/posy_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_62 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \background/add_147_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_147_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_147_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \background/add_146_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_147_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_147_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \background/add_147_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_146_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_146_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_146_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \background/add_146_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \background/add_146_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ball/sub_187_sub_3_70_add_1_75_add_1_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \ball/posx_i9_525_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posx_i9_525__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/add_66_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posx_i9_525_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posx_i9_525__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posx_i9_525__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_78 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posx_i9_525_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posx_i9_525__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posx_i9_525__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_79 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ball/add_535_12 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_535_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_535_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_535_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_535_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \ball/add_535_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4450_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/add_66_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4451_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_66_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4450_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posx_i9_525_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posx_i9_525__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posx_i9_525__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_91 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4450_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posx_i9_525_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posx_i9_525__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posx_i9_525__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_93 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4451_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ball/add_66_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4451_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_96 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4451_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4451_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_98 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \ball/posx_i9_525_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posx_i9_525__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4450_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ball/add_4451_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_101 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_65_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_102 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_4450_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ball/add_4450_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \ball/posy_i9_524_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posy_i9_524__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_105 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/add_65_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posy_i9_524_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posy_i9_524__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posy_i9_524__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_107 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posy_i9_524_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posy_i9_524__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posy_i9_524__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_108 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posy_i9_524_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posy_i9_524__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posy_i9_524__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_109 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \ball/posy_i9_524_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/posy_i9_524__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posy_i9_524__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_110 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \ball/posy_i9_524_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/posy_i9_524__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_111 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \ball/timer_309_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/timer_309__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_112 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ball/timer_309_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/timer_309__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/timer_309__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_113 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ball/timer_309_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/timer_309__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/timer_309__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/add_65_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \ball/timer_309_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ball/timer_309__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/timer_309__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_116 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \ball/timer_309_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ball/timer_309__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_117 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/add_65_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_65_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ball/add_65_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ball/sub_187_sub_3_70_add_1_75_add_1_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/sub_187_sub_3_70_add_1_75_add_1_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/sub_187_sub_3_70_add_1_75_add_1_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \ball/add_66_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/add_66_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/sub_187_sub_3_70_add_1_75_add_1_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \ball/sub_187_sub_3_70_add_1_75_add_1_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input DI1, DI0, D1, C1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i1117_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i1126_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_driver/v_count__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/v_count__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_130 ( input DI1, DI0, B1, A1, D0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 i1124_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i1125_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \vga_driver/v_count__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/v_count__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i1122_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i1123_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \vga_driver/v_count__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/v_count__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input DI1, DI0, D1, B1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 i1120_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 i1121_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \vga_driver/v_count__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/v_count__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_136 ( input DI1, DI0, C1, B1, D0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i1118_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 i1119_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \vga_driver/v_count__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_driver/v_count__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input DI0, D0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40010 i1_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 tick_c( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input DI1, DI0, D1, C1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 i1691_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 i1827_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \paddle_one/posx_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_one/posx_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input DI1, DI0, D1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i1837_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i1838_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \paddle_two/posx_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/posx_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input DI1, DI0, D1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 i1834_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i1836_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \paddle_two/posx_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \paddle_two/posx_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_147 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40015 \paddle_two/i5988_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \vga_driver/i1723_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x8A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \paddle_two/i5954_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 i1716_rep_10_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \ball/i1664_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \ball/rgb_2__N_365[3]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40021 \ball/Mux_4_i63_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \ball/n8870_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCF22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \ball/i6428_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \ball/n8864_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x9D8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_152 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \ball/i1830_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \ball/rgb_2__N_365[3]_bdd_4_lut_77_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \vga_driver/pixel_rgb_2__I_0_i2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40028 \background/i5924_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \background.i6370_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \background/i6424_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input D0, C0, B0, A0, output F0 );

  lut40031 \ball/rgb_2__N_365[6]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input D0, C0, B0, A0, output F0 );

  lut40032 \ball/n8858_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 \ball.posx_9__I_0_21_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \ball.posx_9__I_0_21_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \background.i6375_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \background.i3_4_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x10F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 i1662_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 LessThan_189_i18_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 LessThan_189_i16_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 LessThan_189_i14_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xD4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xD4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \ball.posx_9__I_0_21_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \ball.posx_9__I_0_21_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \ball.posx_9__I_0_21_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \ball.posx_9__I_0_21_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 LessThan_189_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 LessThan_189_i10_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xD4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \ball.posx_9__I_0_21_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \ball/posx_9__I_0_21_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xDF45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 LessThan_189_i8_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 LessThan_189_i6_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \ball.posy_9__I_0_22_i20_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \ball.posy_9__I_0_22_i18_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 \ball.posy_9__I_0_22_i16_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \ball.posy_9__I_0_22_i14_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xB230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \ball.posy_9__I_0_22_i12_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \ball.posy_9__I_0_22_i10_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xB230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xB230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 LessThan_192_i14_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 LessThan_192_i12_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 \paddle_two.posy_9__I_0_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \paddle_two.posy_9__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \paddle_one.posy_9__I_0_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \paddle_one.posy_9__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xB230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 LessThan_204_i14_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 LessThan_204_i12_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xB2FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xB2FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 LessThan_198_i14_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 LessThan_198_i12_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 LessThan_192_i18_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 LessThan_192_i16_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \paddle_two.posy_9__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \paddle_two.posy_9__I_0_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \paddle_one.posy_9__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \paddle_one.posy_9__I_0_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 LessThan_204_i18_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 LessThan_204_i16_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 LessThan_198_i18_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 LessThan_198_i16_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \ball.posy_9__I_0_22_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \ball.posy_9__I_0_22_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 LessThan_192_i10_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 LessThan_192_i8_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \paddle_two.posy_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \paddle_two.posy_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \paddle_one.posy_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \paddle_one.posy_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 LessThan_204_i10_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 LessThan_204_i8_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 LessThan_198_i10_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 LessThan_198_i8_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xD4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xB2FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \vga_driver/i1823_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \vga_driver/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \vga_driver/i6_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \vga_driver/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_211 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 LessThan_189_i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \vga_driver/i1831_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x08CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_213 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \vga_driver/i1867_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \vga_driver/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \vga_driver/i6695_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \vga_driver/i6705_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 \vga_driver/i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \vga_driver/i6366_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xA011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_217 ( input D0, C0, B0, A0, output F0 );

  lut40070 \vga_driver/i6409_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 \vga_driver/i1_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \vga_driver/i6383_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ball.posx_9__I_0_21_i20_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \vga_driver/i1725_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_220 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_driver/i1846_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \vga_driver/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x050C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_221 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 LessThan_201_i12_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \vga_driver/i1722_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0A2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 \paddle_two/posx_9__I_0_26_i12_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40077 \paddle_two/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFB32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xB9B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_223 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \vga_driver/i1720_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xD0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_225 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40079 \paddle_one/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \vga_driver/i1721_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x8E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_227 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 \vga_driver/i1802_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \vga_driver/i1718_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 i6427_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \vga_driver/i1719_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x5DDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 i1845_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \vga_driver/i1692_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFF8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \paddle_two/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \paddle_two/i5920_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x7F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \vga_driver/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \vga_driver/i397_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40087 \vga_driver/i2_3_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_235 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \vga_driver/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \vga_driver/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40090 \background/i451_1_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \vga_driver/i1696_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x7777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \background/i57_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \background/i1778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \ball/posy_9__I_0_22_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \vga_driver/i1649_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF731") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 LessThan_192_i6_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 LessThan_192_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_243 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40095 \background/i6368_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \vga_driver/i1726_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x4505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40097 \vga_driver/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \vga_driver/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 \vga_driver/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \vga_driver/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x0180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \vga_driver/i6013_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \vga_driver/i5976_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 LessThan_204_i6_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 LessThan_204_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x2B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \paddle_two.posy_9__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 posy_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 LessThan_198_i6_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 LessThan_198_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \paddle_one.posy_9__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40106 posy_9__I_0_i4_3_lut_4_lut_adj_85( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF371") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input D0, C0, B0, A0, output F0 );

  lut40107 i1657_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \ball/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \ball/i3_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_261 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40110 i1749_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \background/i5939_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input D0, C0, B0, A0, output F0 );

  lut40112 \background/i1_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x20FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 i6_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 i5991_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_266 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40117 i1_2_lut_adj_86( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \paddle_one/posx_9__I_0_23_i10_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \paddle_one/i5990_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \paddle_one/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \paddle_one/i2_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_269 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \paddle_one/i6698_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \paddle_one/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x33FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x07FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 \paddle_one/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \paddle_one/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \paddle_one/mux_209_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \paddle_one/i6410_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x111B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_273 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \paddle_one/i6397_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \paddle_one/i6418_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D0, C0, B0, A0, output F0 );

  lut40130 \paddle_one/i6_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \paddle_one/i6411_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \paddle_one/i6381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \paddle_two/mux_219_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \paddle_two/i6391_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x111D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \paddle_two/i6402_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \paddle_two/i6413_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D0, C0, B0, A0, output F0 );

  lut40136 \paddle_two/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \paddle_two/i6414_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \paddle_two/i6416_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \paddle_two/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \paddle_two/i35_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_285 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \paddle_two/i6692_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \paddle_two/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x373F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \paddle_two/i6_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \paddle_two/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40144 \background/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \background/i6017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input C1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 \vga_driver/i1835_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \background/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \vga_driver/i1693_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \background/i6708_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x9F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \background/i840_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \background/i800_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x4848") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 \background/i1_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \background/i1_2_lut_adj_74 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \background/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \background/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \background/i6426_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \background/i6027_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 \background/i6420_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \background/i6421_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D0, C0, B0, A0, output F0 );

  lut40155 \background/i6001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40154 \background/i5997_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \background/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \background/i1_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \background/i1_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \ball/i1875_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \ball/i1080_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x0077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xE5AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \ball/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \ball/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D0, C0, B0, A0, output F0 );

  lut40162 \ball/i6382_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x0280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \ball/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \ball/i6376_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xABEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \ball/i1_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \ball/i6714_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 \ball/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \ball/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \background/i6711_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \background/i842_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xB7B7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x5060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \background/i788_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \paddle_two/i6379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \background/i785_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \background/i826_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x2828") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x4888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_317 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \ball/Mux_4_i197_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \ball/i6389_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xCC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_321 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40117 \ball/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_325 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40177 \background/i5933_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40178 \paddle_two/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40179 \paddle_one/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40180 \paddle_one/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \background/i5937_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \background/i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( output F0 );
  wire   GNDI;

  lut40183 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_351 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40184 \vga_driver/i5_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_353 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \vga_driver/i1697_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \vga_driver/i1695_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_354 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40006 \vga_driver/i1694_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_360 ( input B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40090 \background/i62_1_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \vga_driver/i1724_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_362 ( input DI1, D1, C1, B1, A1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40185 i1134_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 i72_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/vga_vsync ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xD080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input D0, output F0 );
  wire   GNDI;

  lut40187 \paddle_one/i564_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input A0, output F0 );
  wire   GNDI;

  lut40188 \paddle_two/i566_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \ball/i1715_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \ball/i1709_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 \ball/unary_minus_536_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \ball/i1799_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_377 ( input B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \ball/sub_54_inv_0_i10_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \ball/i1706_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \ball/unary_minus_536_inv_0_i6_1_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \ball/i1711_2_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_379 ( input C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 \ball/sub_54_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \ball/i1705_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_380 ( input C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 \ball/sub_54_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \ball/i1702_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_381 ( input C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 \ball/sub_54_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \ball/i1701_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_382 ( input B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \ball/sub_54_inv_0_i2_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \ball/i1698_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_383 ( input C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 \ball/sub_54_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \ball/i1699_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_384 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 \ball/i1712_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \ball/i1714_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_385 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \ball/i1710_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \ball/i1708_2_lut_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_386 ( input C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \ball/sub_54_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \ball/i1793_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_387 ( input C0, output F0 );
  wire   GNDI;

  lut40195 \ball/unary_minus_536_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input B0, output F0 );
  wire   GNDI;

  lut40186 \ball/unary_minus_536_inv_0_i8_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_390 ( input B0, output F0 );
  wire   GNDI;

  lut40186 \ball/unary_minus_536_inv_0_i9_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_393 ( input A1, D0, output F0, F1 );
  wire   GNDI;

  lut40196 \ball/unary_minus_536_inv_0_i2_1_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \ball/unary_minus_536_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \ball/unary_minus_536_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \ball/unary_minus_536_inv_0_i4_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input C0, output F0 );
  wire   GNDI;

  lut40195 \ball/unary_minus_536_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_396 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40197 \ball/sub_54_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \ball/sub_54_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_404 ( input D1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \ball/sub_54_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 \ball/i1700_2_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \ball/i1713_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 \ball/i1703_2_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_415 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40199 i1136_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \ball/i1707_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_driver/vga_hsync ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input DI1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40200 \VCC_net\000/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \ball/i1704_2_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 reset_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_driver_vga_clock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \vga_driver/vga_clock/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module inst2 ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B inst2( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b10";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module ball_mult_521 ( input A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B3, B2, B1, B0, output O9, O8, O7, O6, O5, O4, O3, O2, 
    O1, O0 );
  wire   GNDI;

  MAC16_B \ball/mult_521 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), .A12(A12), 
    .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), .A5(A5), .A4(A4), 
    .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), 
    .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), 
    .B6(GNDI), .B5(GNDI), .B4(GNDI), .B3(B3), .B2(B2), .B1(B1), .B0(B0), 
    .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), 
    .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), 
    .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), 
    .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(O9), 
    .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A9 => O9) = (0:0:0,0:0:0);
    (A8 => O9) = (0:0:0,0:0:0);
    (A8 => O8) = (0:0:0,0:0:0);
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B1 => O9) = (0:0:0,0:0:0);
    (B1 => O8) = (0:0:0,0:0:0);
    (B1 => O7) = (0:0:0,0:0:0);
    (B1 => O6) = (0:0:0,0:0:0);
    (B1 => O5) = (0:0:0,0:0:0);
    (B1 => O4) = (0:0:0,0:0:0);
    (B1 => O3) = (0:0:0,0:0:0);
    (B1 => O2) = (0:0:0,0:0:0);
    (B1 => O1) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.A_REG = "0b0";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.B_SIGNED = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
endmodule

module g ( input PADDO, output g );
  wire   VCCI;

  BB_B_B \g_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(g));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => g) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module b ( input PADDO, output b );
  wire   VCCI;

  BB_B_B \b_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(b));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => b) = (0:0:0,0:0:0);
  endspecify

endmodule

module player_one_up ( output PADDI, input player_one_up );
  wire   GNDI;

  BB_B_B \player_one_up_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(player_one_up));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (player_one_up => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module player_one_down ( output PADDI, input player_one_down );
  wire   GNDI;

  BB_B_B \player_one_down_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(player_one_down));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (player_one_down => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module r ( input PADDO, output r );
  wire   VCCI;

  BB_B_B \r_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(r));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => r) = (0:0:0,0:0:0);
  endspecify

endmodule

module player_two_up ( output PADDI, input player_two_up );
  wire   GNDI;

  BB_B_B \player_two_up_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(player_two_up));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (player_two_up => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module player_two_down ( output PADDI, input player_two_down );
  wire   GNDI;

  BB_B_B \player_two_down_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(player_two_down));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (player_two_down => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule
