head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.8
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.3
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.6
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.4
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.2
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.2
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.6
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-2_17-branch:1.1.0.4
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.2
	binutils-csl-2_17-branchpoint:1.1
	binutils_latest_snapshot:1.4;
locks; strict;
comment	@# @;


1.4
date	2011.02.13.18.54.49;	author vapier;	state Exp;
branches;
next	1.3;

1.3
date	2010.09.22.20.37.25;	author vapier;	state Exp;
branches;
next	1.2;

1.2
date	2008.03.26.16.48.32;	author bernds;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.30.15.10.16;	author clm;	state Exp;
branches;
next	;


desc
@@


1.4
log
@opcodes: blackfin: fix decoding of dsp mult insns

When assigning to a register half, the mac0 part of the mult insn
was not decoding properly.  It would always show a full dreg instead
of the dreg low half.

Once we fix the disassembler, we have to update a few of the gas
tests as their previous expected output was incorrect.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@#objdump: -dr
#name: vector
.*: +file format .*

Disassembly of section .text:

00000000 <add_on_sign>:
   0:	0c c4 0d 08 	R4.H = R4.L = SIGN \(R1.H\) \* R5.H \+ SIGN \(R1.L\) \* R5.L;

00000004 <vit_max>:
   4:	09 c6 15 8e 	R7 = VIT_MAX \(R5, R2\) \(ASL\);
   8:	09 c6 30 c0 	R0 = VIT_MAX \(R0, R6\) \(ASR\);
   c:	09 c6 03 0a 	R5.L = VIT_MAX \(R3\) \(ASL\);
  10:	09 c6 02 44 	R2.L = VIT_MAX \(R2\) \(ASR\);

00000014 <vector_abs>:
  14:	06 c4 28 8a 	R5 = ABS R5 \(V\);
  18:	06 c4 00 84 	R2 = ABS R0 \(V\);

0000001c <vector_add_sub>:
  1c:	00 c4 1a 0a 	R5 = R3 \+\|\+ R2;
  20:	00 c4 1a 3a 	R5 = R3 \+\|\+ R2 \(SCO\);
  24:	00 c4 06 8e 	R7 = R0 -\|\+ R6;
  28:	00 c4 0b a4 	R2 = R1 -\|\+ R3 \(S\);
  2c:	00 c4 02 48 	R4 = R0 \+\|- R2;
  30:	00 c4 0a 5a 	R5 = R1 \+\|- R2 \(CO\);
  34:	00 c4 1c cc 	R6 = R3 -\|- R4;
  38:	00 c4 2e de 	R7 = R5 -\|- R6 \(CO\);
  3c:	01 c4 63 bf 	R5 = R4 \+\|\+ R3, R7 = R4 -\|- R3 \(SCO, ASR\);
  40:	01 c4 1e c2 	R0 = R3 \+\|\+ R6, R1 = R3 -\|- R6 \(ASL\);
  44:	21 c4 ca 2d 	R7 = R1 \+\|- R2, R6 = R1 -\|\+ R2 \(S\);
  48:	21 c4 53 0a 	R1 = R2 \+\|- R3, R5 = R2 -\|\+ R3;
  4c:	04 c4 41 8d 	R5 = R0 \+ R1, R6 = R0 - R1 \(NS\);
  50:	04 c4 39 a6 	R0 = R7 \+ R1, R3 = R7 - R1 \(S\);
  54:	11 c4 [c-f][[:xdigit:]] 0b 	R7 = A1 \+ A0, R5 = A1 - A0 \(NS\);
  58:	11 c4 [c-f][[:xdigit:]] 6c 	R3 = A0 \+ A1, R6 = A0 - A1 \(S\);

0000005c <vector_ashift>:
  5c:	81 c6 8b 03 	R1 = R3 >>> 0xf \(V\);
  60:	81 c6 e0 09 	R4 = R0 >>> 0x4 \(V\);
  64:	81 c6 00 4a 	R5 = R0 << 0x0 \(V, S\);
  68:	81 c6 62 44 	R2 = R2 << 0xc \(V, S\);
  6c:	01 c6 15 0e 	R7 = ASHIFT R5 BY R2.L \(V\);
  70:	01 c6 02 40 	R0 = ASHIFT R2 BY R0.L \(V, S\);

00000074 <vector_lshift>:
  74:	81 c6 8a 8b 	R5 = R2 >> 0xf \(V\);
  78:	81 c6 11 80 	R0 = R1 << 0x2 \(V\);
  7c:	01 c6 11 88 	R4 = LSHIFT R1 BY R2.L \(V\);

00000080 <vector_max>:
  80:	06 c4 01 0c 	R6 = MAX \(R0, R1\) \(V\);

00000084 <vector_min>:
  84:	06 c4 17 40 	R0 = MIN \(R2, R7\) \(V\);

00000088 <vector_mul>:
  88:	04 c2 be 66 	R2.H = R7.L \* R6.H, R2.L = R7.H \* R6.H;
  8c:	04 c2 08 e1 	R4.H = R1.H \* R0.H, R4.L = R1.L \* R0.L;
  90:	04 c2 1a a0 	R0.H = R3.H \* R2.L, R0.L = R3.L \* R2.L;
  94:	94 c2 5a e1 	R5.H = R3.H \* R2.H \(M\), R5.L = R3.L \* R2.L \(FU\);
  98:	2c c2 27 e0 	R1 = R4.H \* R7.H, R0 = R4.L \* R7.L \(S2RND\);
  9c:	0c c2 95 27 	R7 = R2.L \* R5.L, R6 = R2.H \* R5.H;
  a0:	24 c3 3e e0 	R0.H = R7.H \* R6.H, R0.L = R7.L \* R6.L \(ISS2\);
  a4:	04 c3 c1 e0 	R3.H = R0.H \* R1.H, R3.L = R0.L \* R1.L \(IS\);
  a8:	00 c0 13 46 	A1 = R2.L \* R3.H, A0 = R2.H \* R3.H;
  ac:	01 c0 08 c0 	A1 \+= R1.H \* R0.H, A0 = R1.L \* R0.L;
  b0:	60 c0 2f c8 	A1 = R5.H \* R7.H, A0 \+= R5.L \* R7.L \(W32\);
  b4:	01 c1 01 c0 	A1 \+= R0.H \* R1.H, A0 = R0.L \* R1.L \(IS\);
  b8:	90 c0 1c c8 	A1 = R3.H \* R4.H \(M\), A0 \+= R3.L \* R4.L \(FU\);
  bc:	01 c0 24 96 	A1 \+= R4.H \* R4.L, A0 -= R4.H \* R4.H;
  c0:	25 c1 3e e8 	R0.H = \(A1 \+= R7.H \* R6.H\), R0.L = \(A0 \+= R7.L \* R6.L\) \(ISS2\);
  c4:	27 c0 81 28 	R2.H = A1, R2.L = \(A0 \+= R0.L \* R1.L\) \(S2RND\);
  c8:	04 c0 d1 c9 	R7.H = \(A1 = R2.H \* R1.H\), A0 \+= R2.L \* R1.L;
  cc:	04 c0 be 66 	R2.H = \(A1 = R7.L \* R6.H\), R2.L = \(A0 = R7.H \* R6.H\);
  d0:	05 c0 9a e1 	R6.H = \(A1 \+= R3.H \* R2.H\), R6.L = \(A0 = R3.L \* R2.L\);
  d4:	05 c0 f5 a7 	R7.H = \(A1 \+= R6.H \* R5.L\), R7.L = \(A0 = R6.H \* R5.H\);
  d8:	14 c0 3c a8 	R0.H = \(A1 = R7.H \* R4.L\) \(M\), R0.L = \(A0 \+= R7.L \* R4.L\);
  dc:	94 c0 5a e9 	R5.H = \(A1 = R3.H \* R2.H\) \(M\), R5.L = \(A0 \+= R3.L \* R2.L\) \(FU\);
  e0:	05 c1 1a e0 	R0.H = \(A1 \+= R3.H \* R2.H\), R0.L = \(A0 = R3.L \* R2.L\) \(IS\);
  e4:	1c c0 b7 d0 	R3 = \(A1 = R6.H \* R7.H\) \(M\), A0 -= R6.L \* R7.L;
  e8:	1c c0 3c 2e 	R1 = \(A1 = R7.L \* R4.L\) \(M\), R0 = \(A0 \+= R7.H \* R4.H\);
  ec:	2d c1 3e e8 	R1 = \(A1 \+= R7.H \* R6.H\), R0 = \(A0 \+= R7.L \* R6.L\) \(ISS2\);
  f0:	0d c0 37 e1 	R5 = \(A1 \+= R6.H \* R7.H\), R4 = \(A0 = R6.L \* R7.L\);
  f4:	0d c0 9d f1 	R7 = \(A1 \+= R3.H \* R5.H\), R6 = \(A0 -= R3.L \* R5.L\);
  f8:	0e c0 37 c9 	R5 = \(A1 -= R6.H \* R7.H\), A0 \+= R6.L \* R7.L;
  fc:	0c c0 b7 e0 	R3 = \(A1 = R6.H \* R7.H\), R2 = \(A0 = R6.L \* R7.L\);
 100:	9c c0 1f e9 	R5 = \(A1 = R3.H \* R7.H\) \(M\), R4 = \(A0 \+= R3.L \* R7.L\) \(FU\);
 104:	2f c0 81 28 	R3 = A1, R2 = \(A0 \+= R0.L \* R1.L\) \(S2RND\);
 108:	0d c1 1a e0 	R1 = \(A1 \+= R3.H \* R2.H\), R0 = \(A0 = R3.L \* R2.L\) \(IS\);

0000010c <vector_negate>:
 10c:	0f c4 08 c0 	R0 = -R1 \(V\);
 110:	0f c4 10 ce 	R7 = -R2 \(V\);

00000114 <vector_pack>:
 114:	04 c6 08 8e 	R7 = PACK \(R0.H, R1.L\);
 118:	04 c6 31 cc 	R6 = PACK \(R1.H, R6.H\);
 11c:	04 c6 12 4a 	R5 = PACK \(R2.L, R2.H\);

00000120 <vector_search>:
 120:	0d c4 10 82 	\(R0, R1\) = SEARCH R2 \(LT\);
 124:	0d c4 80 cf 	\(R6, R7\) = SEARCH R0 \(LE\);
 128:	0d c4 c8 0c 	\(R3, R6\) = SEARCH R1 \(GT\);
 12c:	0d c4 18 4b 	\(R4, R5\) = SEARCH R3 \(GE\);
@


1.3
log
@opcodes: blackfin: fix decoding of LSHIFT insns

The Blackfin ISA does not have a "SHIFT" insn, it has either LSHIFT,
ASHIFT, or BXORSHIFT.  So be specific when disassembling.

As fall out of this change, we need to update some assembler tests.

Signed-off-by: Robin Getz <robin.getz@@analog.com>
Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@d58 4
a61 4
  88:	04 c2 be 66 	R2.H = R7.L \* R6.H, R2 = R7.H \* R6.H;
  8c:	04 c2 08 e1 	R4.H = R1.H \* R0.H, R4 = R1.L \* R0.L;
  90:	04 c2 1a a0 	R0.H = R3.H \* R2.L, R0 = R3.L \* R2.L;
  94:	94 c2 5a e1 	R5.H = R3.H \* R2.H \(M\), R5 = R3.L \* R2.L \(FU\);
d64 2
a65 2
  a0:	24 c3 3e e0 	R0.H = R7.H \* R6.H, R0 = R7.L \* R6.L \(ISS2\);
  a4:	04 c3 c1 e0 	R3.H = R0.H \* R1.H, R3 = R0.L \* R1.L \(IS\);
@


1.2
log
@gas/testsuite/:
	From Robin Getz  <rgetz@@blackfin.uclinux.org>
	* gas/bfin/arithmetic.d: Update to reflect spaces/capitalization in
	recent changes in opcodes/bfin-dis.c.
	gas/bfin/arithmetic.s: Likewise.
	gas/bfin/bit.d: Likewise.
	gas/bfin/bit2.d: Likewise.
	gas/bfin/control_code.d: Likewise.
	gas/bfin/control_code2.d: Likewise.
	gas/bfin/event.d: Likewise.
	gas/bfin/event2.d: Likewise.
	gas/bfin/flow.d: Likewise.
	gas/bfin/flow2.d: Likewise.
	gas/bfin/load.d: Likewise.
	gas/bfin/logical.d: Likewise.
	gas/bfin/logical2.d: Likewise.
	gas/bfin/move.d: Likewise.
	gas/bfin/move2.d: Likewise.
	gas/bfin/parallel.d: Likewise.
	gas/bfin/parallel2.d: Likewise.
	gas/bfin/parallel3.d: Likewise.
	gas/bfin/parallel4.d: Likewise.
	gas/bfin/shift.d: Likewise.
	gas/bfin/shift2.d: Likewise.
	gas/bfin/stack.d: Likewise.
	gas/bfin/stack2.d: Likewise.
	gas/bfin/store.d: Likewise.
	gas/bfin/vector.d: Likewise.
	gas/bfin/vector2.d: Likewise.
	gas/bfin/video.d: Likewise.
	gas/bfin/video2.d: Likewise.

opcodes/:
	* bfin-dis.c: (c_uimm4s4d, c_imm5d, c_imm7d, c_imm16d, c_uimm16s4d,
	c_imm32, c_huimm32e): Define.
	(constant_formats): Add flags for printing decimal, leading spaces, and
	exact symbols.
	(comment, parallel): Add global flags in all disassembly.
	(fmtconst): Take advantage of new flags, and print default in hex.
	(fmtconst_val): Likewise.
	(decode_macfunc): Be consistant with spaces, tabs, comments,
	capitalization in disassembly, fix minor coding style issues.
	(reg_names, amod0, amod1, amod0amod2, aligndir, get_allreg): Likewise.
	(decode_ProgCtrl_0, decode_PushPopMultiple_0, decode_CCflag_0,
	decode_CC2dreg_0, decode_CC2stat_0, decode_BRCC_0, decode_UJUMP_0,
	decode_REGMV_0, decode_ALU2op_0, decode_PTR2op_0, decode_LOGI2op_0,
	decode_COMP3op_0, decode_COMPI2opD_0, decode_COMPI2opP_0,
	decode_LDSTpmod_0, decode_dagMODim_0, decode_dagMODik_0,
	decode_dspLDST_0, decode_LDST_0, decode_LDSTiiFP_0, decode_LDSTii_0,
	decode_LoopSetup_0, decode_LDIMMhalf_0, decode_CALLa_0,
	decode_LDSTidxI_0, decode_linkage_0, decode_dsp32alu_0,
	decode_dsp32shift_0, decode_dsp32shiftimm_0, decode_pseudodbg_assert_0,
	_print_insn_bfin, print_insn_bfin): Likewise.
@
text
@d49 1
a49 1
  7c:	01 c6 11 88 	R4 = SHIFT R1 BY R2.L \(V\);
@


1.1
log
@	* gas/bfin: New testsuite for bfin.
	* gas/all/gas.exp (bfin-*-*): Expected failure for alternate
	macro syntax.
@
text
@d8 1
a8 1
   0:	0c c4 0d 08 	R4.H=R4.L=SIGN\(R1.H\)\*R5.H\+SIGN\(R1.L\)\*R5.L\);
d11 4
a14 4
   4:	09 c6 15 8e 	R7=VIT_MAX\(R5,R2\)\(ASL\);
   8:	09 c6 30 c0 	R0=VIT_MAX\(R0,R6\)\(ASR\);
   c:	09 c6 03 0a 	R5.L=VIT_MAX \(R3\) \(ASL\);
  10:	09 c6 02 44 	R2.L=VIT_MAX \(R2\) \(ASR\);
d17 2
a18 2
  14:	06 c4 28 8a 	R5= ABS R5\(V\);
  18:	06 c4 00 84 	R2= ABS R0\(V\);
d21 16
a36 16
  1c:	00 c4 1a 0a 	R5=R3\+\|\+R2 ;
  20:	00 c4 1a 3a 	R5=R3\+\|\+R2 \(SCO\);
  24:	00 c4 06 8e 	R7=R0-\|\+R6 ;
  28:	00 c4 0b a4 	R2=R1-\|\+R3 \(S\);
  2c:	00 c4 02 48 	R4=R0\+\|-R2 ;
  30:	00 c4 0a 5a 	R5=R1\+\|-R2 \(CO\);
  34:	00 c4 1c cc 	R6=R3-\|-R4 ;
  38:	00 c4 2e de 	R7=R5-\|-R6 \(CO\);
  3c:	01 c4 63 bf 	R5=R4\+\|\+R3,R7=R4-\|-R3\(SCO,ASR\);
  40:	01 c4 1e c2 	R0=R3\+\|\+R6,R1=R3-\|-R6\(ASL\);
  44:	21 c4 ca 2d 	R7=R1\+\|-R2,R6=R1-\|\+R2\(S\);
  48:	21 c4 53 0a 	R1=R2\+\|-R3,R5=R2-\|\+R3;
  4c:	04 c4 41 8d 	R5=R0\+R1,R6=R0-R1 \(NS\);
  50:	04 c4 39 a6 	R0=R7\+R1,R3=R7-R1 \(S\);
  54:	11 c4 [c-f][[:xdigit:]] 0b 	R7=A1\+A0,R5=A1-A0 \(NS\);
  58:	11 c4 [c-f][[:xdigit:]] 6c 	R3=A0\+A1,R6=A0-A1 \(S\);
d39 6
a44 6
  5c:	81 c6 8b 03 	R1=R3>>>0xf \(V\);
  60:	81 c6 e0 09 	R4=R0>>>0x4 \(V\);
  64:	81 c6 00 4a 	R5=R0<<0x0 \(V, S\);
  68:	81 c6 62 44 	R2=R2<<0xc \(V, S\);
  6c:	01 c6 15 0e 	R7= ASHIFT R5 BY R2.L\(V\);
  70:	01 c6 02 40 	R0= ASHIFT R2 BY R0.L\(V,S\);
d47 3
a49 3
  74:	81 c6 8a 8b 	R5=R2 >> 0xf \(V\);
  78:	81 c6 11 80 	R0=R1<<0x2 \(V\);
  7c:	01 c6 11 88 	R4=SHIFT R1 BY R2.L\(V\);
d52 1
a52 1
  80:	06 c4 01 0c 	R6=MAX\(R0,R1\)\(V\);
d55 1
a55 1
  84:	06 c4 17 40 	R0=MIN\(R2,R7\)\(V\);
d66 25
a90 25
  a8:	00 c0 13 46 	a1 = R2.L \* R3.H, a0 = R2.H \* R3.H;
  ac:	01 c0 08 c0 	a1 \+= R1.H \* R0.H, a0 = R1.L \* R0.L;
  b0:	60 c0 2f c8 	a1 = R5.H \* R7.H, a0 \+= R5.L \* R7.L \(W32\);
  b4:	01 c1 01 c0 	a1 \+= R0.H \* R1.H, a0 = R0.L \* R1.L \(IS\);
  b8:	90 c0 1c c8 	a1 = R3.H \* R4.H \(M\), a0 \+= R3.L \* R4.L \(FU\);
  bc:	01 c0 24 96 	a1 \+= R4.H \* R4.L, a0 -= R4.H \* R4.H;
  c0:	25 c1 3e e8 	R0.H = \(a1 \+= R7.H \* R6.H\), R0.L = \(a0 \+= R7.L \* R6.L\) \(ISS2\);
  c4:	27 c0 81 28 	R2.H = A1, R2.L = \(a0 \+= R0.L \* R1.L\) \(S2RND\);
  c8:	04 c0 d1 c9 	R7.H = \(a1 = R2.H \* R1.H\), a0 \+= R2.L \* R1.L;
  cc:	04 c0 be 66 	R2.H = \(a1 = R7.L \* R6.H\), R2.L = \(a0 = R7.H \* R6.H\);
  d0:	05 c0 9a e1 	R6.H = \(a1 \+= R3.H \* R2.H\), R6.L = \(a0 = R3.L \* R2.L\);
  d4:	05 c0 f5 a7 	R7.H = \(a1 \+= R6.H \* R5.L\), R7.L = \(a0 = R6.H \* R5.H\);
  d8:	14 c0 3c a8 	R0.H = \(a1 = R7.H \* R4.L\) \(M\), R0.L = \(a0 \+= R7.L \* R4.L\);
  dc:	94 c0 5a e9 	R5.H = \(a1 = R3.H \* R2.H\) \(M\), R5.L = \(a0 \+= R3.L \* R2.L\) \(FU\);
  e0:	05 c1 1a e0 	R0.H = \(a1 \+= R3.H \* R2.H\), R0.L = \(a0 = R3.L \* R2.L\) \(IS\);
  e4:	1c c0 b7 d0 	R3 = \(a1 = R6.H \* R7.H\) \(M\), a0 -= R6.L \* R7.L;
  e8:	1c c0 3c 2e 	R1 = \(a1 = R7.L \* R4.L\) \(M\), R0 = \(a0 \+= R7.H \* R4.H\);
  ec:	2d c1 3e e8 	R1 = \(a1 \+= R7.H \* R6.H\), R0 = \(a0 \+= R7.L \* R6.L\) \(ISS2\);
  f0:	0d c0 37 e1 	R5 = \(a1 \+= R6.H \* R7.H\), R4 = \(a0 = R6.L \* R7.L\);
  f4:	0d c0 9d f1 	R7 = \(a1 \+= R3.H \* R5.H\), R6 = \(a0 -= R3.L \* R5.L\);
  f8:	0e c0 37 c9 	R5 = \(a1 -= R6.H \* R7.H\), a0 \+= R6.L \* R7.L;
  fc:	0c c0 b7 e0 	R3 = \(a1 = R6.H \* R7.H\), R2 = \(a0 = R6.L \* R7.L\);
 100:	9c c0 1f e9 	R5 = \(a1 = R3.H \* R7.H\) \(M\), R4 = \(a0 \+= R3.L \* R7.L\) \(FU\);
 104:	2f c0 81 28 	R3 = A1, R2 = \(a0 \+= R0.L \* R1.L\) \(S2RND\);
 108:	0d c1 1a e0 	R1 = \(a1 \+= R3.H \* R2.H\), R0 = \(a0 = R3.L \* R2.L\) \(IS\);
d93 2
a94 2
 10c:	0f c4 08 c0 	R0=-R1\(V\);
 110:	0f c4 10 ce 	R7=-R2\(V\);
d97 3
a99 3
 114:	04 c6 08 8e 	R7=PACK\(R0.H,R1.L\);
 118:	04 c6 31 cc 	R6=PACK\(R1.H,R6.H\);
 11c:	04 c6 12 4a 	R5=PACK\(R2.L,R2.H\);
d102 4
a105 4
 120:	0d c4 10 82 	\(R0,R1\) = SEARCH R2\(LT\);
 124:	0d c4 80 cf 	\(R6,R7\) = SEARCH R0\(LE\);
 128:	0d c4 c8 0c 	\(R3,R6\) = SEARCH R1\(GT\);
 12c:	0d c4 18 4b 	\(R4,R5\) = SEARCH R3\(GE\);
@

