Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 19 19:34:30 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab_6_timing_summary_routed.rpt -rpx lab_6_timing_summary_routed.rpx
| Design       : lab_6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.887        0.000                      0                  162        0.169        0.000                      0                  162        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.887        0.000                      0                  162        0.169        0.000                      0                  162        5.598        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.416ns (36.703%)  route 5.891ns (63.297%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.751 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.584     6.455    template_1/lin_v_next
    SLICE_X76Y137        LUT2 (Prop_lut2_I0_O)        0.373     6.828 r  template_1/col_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.828    template_1/col_next0_carry_i_1_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.204 r  template_1/col_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.204    template_1/col_next0_carry_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.423 r  template_1/col_next0_carry__0/O[0]
                         net (fo=1, routed)           0.716     8.140    template_1/col_next0_carry__0_n_7
    SLICE_X75Y137        LUT2 (Prop_lut2_I0_O)        0.324     8.464 r  template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     8.464    template_1/col_next[4]
    SLICE_X75Y137        FDRE                                         r  template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.577    10.751    template_1/clk_out1
    SLICE_X75Y137        FDRE                                         r  template_1/col_reg[4]/C
                         clock pessimism              0.601    11.352    
                         clock uncertainty           -0.076    11.276    
    SLICE_X75Y137        FDRE (Setup_fdre_C_D)        0.075    11.351    template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/matrix_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 2.731ns (31.667%)  route 5.893ns (68.333%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.699    -0.841    m_driver/clk_out1
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDRE (Prop_fdre_C_Q)         0.518    -0.323 r  m_driver/vc_reg[6]/Q
                         net (fo=14, routed)          1.062     0.739    m_driver/vc[6]
    SLICE_X76Y142        LUT6 (Prop_lut6_I0_O)        0.124     0.863 r  m_driver/VGA_R_OBUF[0]_inst_i_11/O
                         net (fo=8, routed)           0.668     1.531    m_driver/VGA_R_OBUF[0]_inst_i_11_n_0
    SLICE_X77Y142        LUT3 (Prop_lut3_I1_O)        0.152     1.683 f  m_driver/row_next1_carry__0_i_3/O
                         net (fo=17, routed)          0.632     2.315    m_driver/row_next1_carry__0_i_3_n_0
    SLICE_X77Y141        LUT4 (Prop_lut4_I2_O)        0.320     2.635 f  m_driver/VGA_B_OBUF[0]_inst_i_2/O
                         net (fo=14, routed)          0.672     3.306    m_driver/VGA_B_OBUF[0]_inst_i_2_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I4_O)        0.326     3.632 f  m_driver/row[6]_i_4/O
                         net (fo=5, routed)           0.585     4.217    m_driver/row[6]_i_4_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.124     4.341 f  m_driver/row[6]_i_1/O
                         net (fo=23, routed)          0.502     4.843    m_driver/row_reg[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I3_O)        0.124     4.967 r  m_driver/row_next1_carry_i_1/O
                         net (fo=1, routed)           0.401     5.369    template_1/row_reg[5]_0[3]
    SLICE_X80Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.765 r  template_1/row_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.765    template_1/row_next1_carry_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.019 r  template_1/row_next1_carry__0/CO[0]
                         net (fo=10, routed)          1.025     7.044    template_1/CO[0]
    SLICE_X82Y141        LUT3 (Prop_lut3_I2_O)        0.393     7.437 r  template_1/matrix_y[1]_i_1/O
                         net (fo=1, routed)           0.346     7.783    template_1/matrix_y[1]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  template_1/matrix_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    10.767    template_1/clk_out1
    SLICE_X82Y141        FDRE                                         r  template_1/matrix_y_reg[1]/C
                         clock pessimism              0.560    11.327    
                         clock uncertainty           -0.076    11.251    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)       -0.275    10.976    template_1/matrix_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.976    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 3.412ns (39.216%)  route 5.289ns (60.784%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 10.750 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.390     6.262    template_1/lin_v_next
    SLICE_X76Y137        LUT2 (Prop_lut2_I1_O)        0.373     6.635 r  template_1/col_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.635    template_1/col_next0_carry_i_4_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.243 r  template_1/col_next0_carry/O[3]
                         net (fo=1, routed)           0.308     7.550    template_1/col_next0_carry_n_4
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.307     7.857 r  template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     7.857    template_1/col_next[3]
    SLICE_X77Y136        FDRE                                         r  template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.576    10.750    template_1/clk_out1
    SLICE_X77Y136        FDRE                                         r  template_1/col_reg[3]/C
                         clock pessimism              0.576    11.326    
                         clock uncertainty           -0.076    11.250    
    SLICE_X77Y136        FDRE (Setup_fdre_C_D)        0.029    11.279    template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 3.044ns (36.134%)  route 5.380ns (63.866%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT4=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.751 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.390     6.262    template_1/lin_v_next
    SLICE_X76Y137        LUT2 (Prop_lut2_I1_O)        0.373     6.635 r  template_1/col_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.635    template_1/col_next0_carry_i_4_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.887 r  template_1/col_next0_carry/O[0]
                         net (fo=1, routed)           0.400     7.286    template_1/col_next0_carry_n_7
    SLICE_X75Y137        LUT2 (Prop_lut2_I0_O)        0.295     7.581 r  template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     7.581    template_1/col_next[0]
    SLICE_X75Y137        FDRE                                         r  template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.577    10.751    template_1/clk_out1
    SLICE_X75Y137        FDRE                                         r  template_1/col_reg[0]/C
                         clock pessimism              0.601    11.352    
                         clock uncertainty           -0.076    11.276    
    SLICE_X75Y137        FDRE (Setup_fdre_C_D)        0.031    11.307    template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 3.196ns (38.181%)  route 5.175ns (61.819%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 10.752 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.584     6.455    template_1/lin_v_next
    SLICE_X76Y137        LUT2 (Prop_lut2_I0_O)        0.373     6.828 r  template_1/col_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.828    template_1/col_next0_carry_i_1_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.204 r  template_1/col_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.204    template_1/col_next0_carry_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.527 r  template_1/col_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.527    template_1/col_next0_carry__0_n_6
    SLICE_X76Y138        FDRE                                         r  template_1/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.578    10.752    template_1/clk_out1
    SLICE_X76Y138        FDRE                                         r  template_1/col_reg[5]/C
                         clock pessimism              0.576    11.328    
                         clock uncertainty           -0.076    11.252    
    SLICE_X76Y138        FDRE (Setup_fdre_C_D)        0.109    11.361    template_1/col_reg[5]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 3.188ns (38.122%)  route 5.175ns (61.878%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 10.752 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.584     6.455    template_1/lin_v_next
    SLICE_X76Y137        LUT2 (Prop_lut2_I0_O)        0.373     6.828 r  template_1/col_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.828    template_1/col_next0_carry_i_1_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.204 r  template_1/col_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.204    template_1/col_next0_carry_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.519 r  template_1/col_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     7.519    template_1/col_next0_carry__0_n_4
    SLICE_X76Y138        FDRE                                         r  template_1/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.578    10.752    template_1/clk_out1
    SLICE_X76Y138        FDRE                                         r  template_1/col_reg[7]/C
                         clock pessimism              0.576    11.328    
                         clock uncertainty           -0.076    11.252    
    SLICE_X76Y138        FDRE (Setup_fdre_C_D)        0.109    11.361    template_1/col_reg[7]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 3.112ns (37.555%)  route 5.175ns (62.445%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 10.752 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.584     6.455    template_1/lin_v_next
    SLICE_X76Y137        LUT2 (Prop_lut2_I0_O)        0.373     6.828 r  template_1/col_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.828    template_1/col_next0_carry_i_1_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.204 r  template_1/col_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.204    template_1/col_next0_carry_n_0
    SLICE_X76Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.443 r  template_1/col_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     7.443    template_1/col_next0_carry__0_n_5
    SLICE_X76Y138        FDRE                                         r  template_1/col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.578    10.752    template_1/clk_out1
    SLICE_X76Y138        FDRE                                         r  template_1/col_reg[6]/C
                         clock pessimism              0.576    11.328    
                         clock uncertainty           -0.076    11.252    
    SLICE_X76Y138        FDRE (Setup_fdre_C_D)        0.109    11.361    template_1/col_reg[6]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/matrix_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 2.497ns (30.535%)  route 5.681ns (69.465%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 10.760 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          1.090     6.961    template_1/lin_v_next
    SLICE_X81Y141        LUT3 (Prop_lut3_I2_O)        0.373     7.334 r  template_1/matrix_x[1]_i_1/O
                         net (fo=1, routed)           0.000     7.334    template_1/matrix_x[1]_i_1_n_0
    SLICE_X81Y141        FDRE                                         r  template_1/matrix_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.586    10.760    template_1/clk_out1
    SLICE_X81Y141        FDRE                                         r  template_1/matrix_x_reg[1]/C
                         clock pessimism              0.560    11.320    
                         clock uncertainty           -0.076    11.244    
    SLICE_X81Y141        FDRE (Setup_fdre_C_D)        0.029    11.273    template_1/matrix_x_reg[1]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/matrix_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 2.523ns (30.755%)  route 5.681ns (69.245%))
  Logic Levels:           9  (CARRY4=2 LUT4=4 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 10.760 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.697    -0.843    m_driver/clk_out1
    SLICE_X75Y137        FDRE                                         r  m_driver/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  m_driver/hc_reg[3]/Q
                         net (fo=26, routed)          1.261     0.873    m_driver/hc[3]
    SLICE_X74Y136        LUT4 (Prop_lut4_I2_O)        0.150     1.023 r  m_driver/hc[10]_i_4/O
                         net (fo=11, routed)          0.532     1.556    m_driver/hc[10]_i_4_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I0_O)        0.328     1.884 r  m_driver/col[7]_i_7/O
                         net (fo=4, routed)           0.865     2.748    m_driver/col[7]_i_7_n_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I1_O)        0.124     2.872 r  m_driver/col[7]_i_2/O
                         net (fo=1, routed)           0.621     3.493    m_driver/col[7]_i_2_n_0
    SLICE_X73Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.617 r  m_driver/col[7]_i_1/O
                         net (fo=27, routed)          0.521     4.139    m_driver/col_reg[7]
    SLICE_X74Y137        LUT4 (Prop_lut4_I0_O)        0.124     4.263 r  m_driver/col_next1_carry_i_9/O
                         net (fo=2, routed)           0.791     5.054    m_driver/lin_v_reg_0
    SLICE_X77Y137        LUT4 (Prop_lut4_I0_O)        0.124     5.178 r  m_driver/col_next1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.178    template_1/col_reg[5]_0[3]
    SLICE_X77Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.579 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.579    template_1/col_next1_carry_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.872 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          1.090     6.961    template_1/lin_v_next
    SLICE_X81Y141        LUT4 (Prop_lut4_I2_O)        0.399     7.360 r  template_1/matrix_x[2]_i_1/O
                         net (fo=1, routed)           0.000     7.360    template_1/matrix_x[2]_i_1_n_0
    SLICE_X81Y141        FDRE                                         r  template_1/matrix_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.586    10.760    template_1/clk_out1
    SLICE_X81Y141        FDRE                                         r  template_1/matrix_x_reg[2]/C
                         clock pessimism              0.560    11.320    
                         clock uncertainty           -0.076    11.244    
    SLICE_X81Y141        FDRE (Setup_fdre_C_D)        0.075    11.319    template_1/matrix_x_reg[2]
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/lin_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 2.705ns (33.939%)  route 5.265ns (66.061%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.699    -0.841    m_driver/clk_out1
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDRE (Prop_fdre_C_Q)         0.518    -0.323 r  m_driver/vc_reg[6]/Q
                         net (fo=14, routed)          1.062     0.739    m_driver/vc[6]
    SLICE_X76Y142        LUT6 (Prop_lut6_I0_O)        0.124     0.863 r  m_driver/VGA_R_OBUF[0]_inst_i_11/O
                         net (fo=8, routed)           0.668     1.531    m_driver/VGA_R_OBUF[0]_inst_i_11_n_0
    SLICE_X77Y142        LUT3 (Prop_lut3_I1_O)        0.152     1.683 f  m_driver/row_next1_carry__0_i_3/O
                         net (fo=17, routed)          0.632     2.315    m_driver/row_next1_carry__0_i_3_n_0
    SLICE_X77Y141        LUT4 (Prop_lut4_I2_O)        0.320     2.635 f  m_driver/VGA_B_OBUF[0]_inst_i_2/O
                         net (fo=14, routed)          0.672     3.306    m_driver/VGA_B_OBUF[0]_inst_i_2_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I4_O)        0.326     3.632 f  m_driver/row[6]_i_4/O
                         net (fo=5, routed)           0.585     4.217    m_driver/row[6]_i_4_n_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I1_O)        0.124     4.341 f  m_driver/row[6]_i_1/O
                         net (fo=23, routed)          0.502     4.843    m_driver/row_reg[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I3_O)        0.124     4.967 r  m_driver/row_next1_carry_i_1/O
                         net (fo=1, routed)           0.401     5.369    template_1/row_reg[5]_0[3]
    SLICE_X80Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.765 r  template_1/row_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.765    template_1/row_next1_carry_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.019 r  template_1/row_next1_carry__0/CO[0]
                         net (fo=10, routed)          0.743     6.762    m_driver/CO[0]
    SLICE_X77Y139        LUT4 (Prop_lut4_I0_O)        0.367     7.129 r  m_driver/lin_h_i_1/O
                         net (fo=1, routed)           0.000     7.129    template_1/lin_h_reg_0
    SLICE_X77Y139        FDRE                                         r  template_1/lin_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.579    10.753    template_1/clk_out1
    SLICE_X77Y139        FDRE                                         r  template_1/lin_h_reg/C
                         clock pessimism              0.576    11.329    
                         clock uncertainty           -0.076    11.253    
    SLICE_X77Y139        FDRE (Setup_fdre_C_D)        0.029    11.282    template_1/lin_h_reg
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  4.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 m_hw/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.588    -0.576    m_hw/clk_out1
    SLICE_X82Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_hw/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.348    m_hw/push_menu_minimat_y[0]
    SLICE_X83Y123        LUT4 (Prop_lut4_I2_O)        0.045    -0.303 r  m_hw/push_menu_minimat_y[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.303    m_hw/push_menu_minimat_y[3]_i_2_n_0
    SLICE_X83Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.856    -0.816    m_hw/clk_out1
    SLICE_X83Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.091    -0.472    m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_driver/vc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.590    -0.574    m_driver/clk_out1
    SLICE_X77Y140        FDRE                                         r  m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_driver/vc_reg[3]/Q
                         net (fo=21, routed)          0.127    -0.307    m_driver/vc[3]
    SLICE_X76Y140        LUT6 (Prop_lut6_I1_O)        0.045    -0.262 r  m_driver/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    m_driver/vc[4]_i_1_n_0
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.863    -0.810    m_driver/clk_out1
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[4]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X76Y140        FDRE (Hold_fdre_C_D)         0.121    -0.440    m_driver/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_driver/vc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_driver/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.804%)  route 0.170ns (47.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.590    -0.574    m_driver/clk_out1
    SLICE_X75Y141        FDRE                                         r  m_driver/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_driver/vc_reg[5]/Q
                         net (fo=16, routed)          0.170    -0.263    m_driver/vc[5]
    SLICE_X76Y140        LUT5 (Prop_lut5_I2_O)        0.049    -0.214 r  m_driver/vc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    m_driver/vc[7]_i_1_n_0
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.863    -0.810    m_driver/clk_out1
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[7]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X76Y140        FDRE (Hold_fdre_C_D)         0.131    -0.427    m_driver/vc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_hw/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.588    -0.576    m_hw/clk_out1
    SLICE_X83Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_hw/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.132    -0.303    m_hw/push_menu_minimat_y[3]
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.045    -0.258 r  m_hw/push_menu_minimat_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    m_hw/push_menu_minimat_y[4]_i_1_n_0
    SLICE_X82Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.856    -0.816    m_hw/clk_out1
    SLICE_X82Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X82Y123        FDRE (Hold_fdre_C_D)         0.092    -0.471    m_hw/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_hw/menu_character_position_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    m_hw/clk_out1
    SLICE_X85Y141        FDRE                                         r  m_hw/menu_character_position_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  m_hw/menu_character_position_x_reg[4]/Q
                         net (fo=3, routed)           0.082    -0.355    m_hw/menu_character_position_x[4]
    SLICE_X85Y141        LUT6 (Prop_lut6_I5_O)        0.099    -0.256 r  m_hw/menu_character_position_x[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    m_hw/menu_character_position_x[5]_i_2_n_0
    SLICE_X85Y141        FDRE                                         r  m_hw/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.871    -0.802    m_hw/clk_out1
    SLICE_X85Y141        FDRE                                         r  m_hw/menu_character_position_x_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.473    m_hw/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m_driver/vc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_driver/vc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.274%)  route 0.170ns (47.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.590    -0.574    m_driver/clk_out1
    SLICE_X75Y141        FDRE                                         r  m_driver/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_driver/vc_reg[5]/Q
                         net (fo=16, routed)          0.170    -0.263    m_driver/vc[5]
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  m_driver/vc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_driver/vc[6]_i_1_n_0
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.863    -0.810    m_driver/clk_out1
    SLICE_X76Y140        FDRE                                         r  m_driver/vc_reg[6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X76Y140        FDRE (Hold_fdre_C_D)         0.121    -0.437    m_driver/vc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 m_hw/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.956%)  route 0.152ns (42.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.598    -0.566    m_hw/clk_out1
    SLICE_X88Y137        FDRE                                         r  m_hw/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  m_hw/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.152    -0.251    m_hw/push_menu_minimat_x[1]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.871    -0.802    m_hw/clk_out1
    SLICE_X88Y138        FDRE                                         r  m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.121    -0.428    m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_driver/hc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.362%)  route 0.199ns (51.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585    -0.579    m_driver/clk_out1
    SLICE_X72Y136        FDRE                                         r  m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_driver/hc_reg[9]/Q
                         net (fo=16, routed)          0.199    -0.240    m_driver/hc[9]
    SLICE_X74Y136        LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  m_driver/hc[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    m_driver/hc[10]_i_2_n_0
    SLICE_X74Y136        FDRE                                         r  m_driver/hc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.859    -0.814    m_driver/clk_out1
    SLICE_X74Y136        FDRE                                         r  m_driver/hc_reg[10]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y136        FDRE (Hold_fdre_C_D)         0.121    -0.418    m_driver/hc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.439%)  route 0.144ns (43.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.588    -0.576    m_hw/clk_out1
    SLICE_X82Y123        FDRE                                         r  m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.144    -0.292    m_hw/push_menu_minimat_y[5]
    SLICE_X82Y124        LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  m_hw/push_menu_minimat_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_hw/push_menu_minimat_y[6]_i_1_n_0
    SLICE_X82Y124        FDRE                                         r  m_hw/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.855    -0.817    m_hw/clk_out1
    SLICE_X82Y124        FDRE                                         r  m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X82Y124        FDRE (Hold_fdre_C_D)         0.092    -0.472    m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_driver/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_driver/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.469%)  route 0.155ns (45.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585    -0.579    m_driver/clk_out1
    SLICE_X73Y136        FDRE                                         r  m_driver/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m_driver/hc_reg[7]/Q
                         net (fo=19, routed)          0.155    -0.283    m_driver/hc[7]
    SLICE_X72Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.238 r  m_driver/hc[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    m_driver/hc_next[9]
    SLICE_X72Y136        FDRE                                         r  m_driver/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.855    -0.817    m_driver/clk_out1
    SLICE_X72Y136        FDRE                                         r  m_driver/hc_reg[9]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X72Y136        FDRE (Hold_fdre_C_D)         0.091    -0.475    m_driver/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X74Y136    m_driver/hc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X74Y134    m_driver/hc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X76Y136    m_driver/hc_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X75Y137    m_driver/hc_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X74Y136    m_driver/hc_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X75Y135    m_driver/hc_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X74Y136    m_driver/hc_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X73Y136    m_driver/hc_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X74Y136    m_driver/hc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y136    m_driver/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X75Y137    m_driver/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X74Y136    m_driver/hc_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X75Y135    m_driver/hc_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X74Y136    m_driver/hc_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X75Y137    template_1/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y137    template_1/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y137    template_1/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y136    template_1/col_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X74Y136    m_driver/hc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y136    m_driver/hc_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X75Y137    m_driver/hc_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X74Y136    m_driver/hc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X75Y135    m_driver/hc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X74Y136    m_driver/hc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y136    m_driver/hc_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y136    m_driver/hc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y140    m_driver/vc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X75Y140    m_driver/vc_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



