// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=7834,HLS_SYN_TPT=none,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=30345,HLS_SYN_LUT=25710,HLS_VERSION=2022_1}" *)

module top (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in1;
wire   [63:0] in2;
wire   [15:0] mode;
wire   [15:0] mode_read_read_fu_110_p2;
reg   [15:0] mode_read_reg_420;
reg   [63:0] in2_read_reg_424;
reg   [63:0] in1_read_reg_429;
reg   [9:0] buf1_address0;
reg    buf1_ce0;
reg   [7:0] buf1_we0;
reg   [63:0] buf1_d0;
wire   [63:0] buf1_q0;
reg   [9:0] buf1_address1;
reg    buf1_ce1;
reg   [7:0] buf1_we1;
reg   [63:0] buf1_d1;
wire   [63:0] buf1_q1;
reg   [9:0] buf2_address0;
reg    buf2_ce0;
reg   [7:0] buf2_we0;
reg   [63:0] buf2_d0;
wire   [63:0] buf2_q0;
reg   [9:0] buf2_address1;
reg    buf2_ce1;
reg   [7:0] buf2_we1;
wire   [63:0] buf2_q1;
reg   [9:0] tmp_address0;
reg    tmp_ce0;
reg   [7:0] tmp_we0;
reg   [63:0] tmp_d0;
wire   [63:0] tmp_q0;
reg   [9:0] tmp_address1;
reg    tmp_ce1;
reg   [7:0] tmp_we1;
reg   [63:0] tmp_d1;
wire   [63:0] tmp_q1;
wire    grp_in_copy_fu_128_ap_start;
wire    grp_in_copy_fu_128_ap_done;
wire    grp_in_copy_fu_128_ap_idle;
wire    grp_in_copy_fu_128_ap_ready;
wire    grp_in_copy_fu_128_m_axi_gmem0_AWVALID;
wire   [63:0] grp_in_copy_fu_128_m_axi_gmem0_AWADDR;
wire   [0:0] grp_in_copy_fu_128_m_axi_gmem0_AWID;
wire   [31:0] grp_in_copy_fu_128_m_axi_gmem0_AWLEN;
wire   [2:0] grp_in_copy_fu_128_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_in_copy_fu_128_m_axi_gmem0_AWBURST;
wire   [1:0] grp_in_copy_fu_128_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_in_copy_fu_128_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_in_copy_fu_128_m_axi_gmem0_AWPROT;
wire   [3:0] grp_in_copy_fu_128_m_axi_gmem0_AWQOS;
wire   [3:0] grp_in_copy_fu_128_m_axi_gmem0_AWREGION;
wire   [0:0] grp_in_copy_fu_128_m_axi_gmem0_AWUSER;
wire    grp_in_copy_fu_128_m_axi_gmem0_WVALID;
wire   [63:0] grp_in_copy_fu_128_m_axi_gmem0_WDATA;
wire   [7:0] grp_in_copy_fu_128_m_axi_gmem0_WSTRB;
wire    grp_in_copy_fu_128_m_axi_gmem0_WLAST;
wire   [0:0] grp_in_copy_fu_128_m_axi_gmem0_WID;
wire   [0:0] grp_in_copy_fu_128_m_axi_gmem0_WUSER;
wire    grp_in_copy_fu_128_m_axi_gmem0_ARVALID;
wire   [63:0] grp_in_copy_fu_128_m_axi_gmem0_ARADDR;
wire   [0:0] grp_in_copy_fu_128_m_axi_gmem0_ARID;
wire   [31:0] grp_in_copy_fu_128_m_axi_gmem0_ARLEN;
wire   [2:0] grp_in_copy_fu_128_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_in_copy_fu_128_m_axi_gmem0_ARBURST;
wire   [1:0] grp_in_copy_fu_128_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_in_copy_fu_128_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_in_copy_fu_128_m_axi_gmem0_ARPROT;
wire   [3:0] grp_in_copy_fu_128_m_axi_gmem0_ARQOS;
wire   [3:0] grp_in_copy_fu_128_m_axi_gmem0_ARREGION;
wire   [0:0] grp_in_copy_fu_128_m_axi_gmem0_ARUSER;
wire    grp_in_copy_fu_128_m_axi_gmem0_RREADY;
wire    grp_in_copy_fu_128_m_axi_gmem0_BREADY;
reg   [63:0] grp_in_copy_fu_128_in_buf;
wire   [9:0] grp_in_copy_fu_128_buf1_address0;
wire    grp_in_copy_fu_128_buf1_ce0;
wire   [7:0] grp_in_copy_fu_128_buf1_we0;
wire   [63:0] grp_in_copy_fu_128_buf1_d0;
wire    grp_in_copy_fu_128_mode;
wire    grp_in_copy_fu_129_ap_start;
wire    grp_in_copy_fu_129_ap_done;
wire    grp_in_copy_fu_129_ap_idle;
wire    grp_in_copy_fu_129_ap_ready;
wire    grp_in_copy_fu_129_m_axi_gmem0_AWVALID;
wire   [63:0] grp_in_copy_fu_129_m_axi_gmem0_AWADDR;
wire   [0:0] grp_in_copy_fu_129_m_axi_gmem0_AWID;
wire   [31:0] grp_in_copy_fu_129_m_axi_gmem0_AWLEN;
wire   [2:0] grp_in_copy_fu_129_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_in_copy_fu_129_m_axi_gmem0_AWBURST;
wire   [1:0] grp_in_copy_fu_129_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_in_copy_fu_129_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_in_copy_fu_129_m_axi_gmem0_AWPROT;
wire   [3:0] grp_in_copy_fu_129_m_axi_gmem0_AWQOS;
wire   [3:0] grp_in_copy_fu_129_m_axi_gmem0_AWREGION;
wire   [0:0] grp_in_copy_fu_129_m_axi_gmem0_AWUSER;
wire    grp_in_copy_fu_129_m_axi_gmem0_WVALID;
wire   [63:0] grp_in_copy_fu_129_m_axi_gmem0_WDATA;
wire   [7:0] grp_in_copy_fu_129_m_axi_gmem0_WSTRB;
wire    grp_in_copy_fu_129_m_axi_gmem0_WLAST;
wire   [0:0] grp_in_copy_fu_129_m_axi_gmem0_WID;
wire   [0:0] grp_in_copy_fu_129_m_axi_gmem0_WUSER;
wire    grp_in_copy_fu_129_m_axi_gmem0_ARVALID;
wire   [63:0] grp_in_copy_fu_129_m_axi_gmem0_ARADDR;
wire   [0:0] grp_in_copy_fu_129_m_axi_gmem0_ARID;
wire   [31:0] grp_in_copy_fu_129_m_axi_gmem0_ARLEN;
wire   [2:0] grp_in_copy_fu_129_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_in_copy_fu_129_m_axi_gmem0_ARBURST;
wire   [1:0] grp_in_copy_fu_129_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_in_copy_fu_129_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_in_copy_fu_129_m_axi_gmem0_ARPROT;
wire   [3:0] grp_in_copy_fu_129_m_axi_gmem0_ARQOS;
wire   [3:0] grp_in_copy_fu_129_m_axi_gmem0_ARREGION;
wire   [0:0] grp_in_copy_fu_129_m_axi_gmem0_ARUSER;
wire    grp_in_copy_fu_129_m_axi_gmem0_RREADY;
wire    grp_in_copy_fu_129_m_axi_gmem0_BREADY;
wire   [9:0] grp_in_copy_fu_129_buf1_address0;
wire    grp_in_copy_fu_129_buf1_ce0;
wire   [7:0] grp_in_copy_fu_129_buf1_we0;
wire   [63:0] grp_in_copy_fu_129_buf1_d0;
reg    grp_in_copy_fu_129_mode;
wire    grp_fiFFNTT_fu_221_ap_start;
wire    grp_fiFFNTT_fu_221_ap_done;
wire    grp_fiFFNTT_fu_221_ap_idle;
wire    grp_fiFFNTT_fu_221_ap_ready;
wire   [9:0] grp_fiFFNTT_fu_221_buf1_address0;
wire    grp_fiFFNTT_fu_221_buf1_ce0;
wire   [7:0] grp_fiFFNTT_fu_221_buf1_we0;
wire   [63:0] grp_fiFFNTT_fu_221_buf1_d0;
reg   [63:0] grp_fiFFNTT_fu_221_buf1_q0;
wire   [9:0] grp_fiFFNTT_fu_221_buf1_address1;
wire    grp_fiFFNTT_fu_221_buf1_ce1;
wire   [7:0] grp_fiFFNTT_fu_221_buf1_we1;
wire   [63:0] grp_fiFFNTT_fu_221_buf1_d1;
reg   [63:0] grp_fiFFNTT_fu_221_buf1_q1;
reg    grp_fiFFNTT_fu_221_mode;
reg    grp_fiFFNTT_fu_221_inverse;
wire    grp_fiFFNTT_fu_222_ap_start;
wire    grp_fiFFNTT_fu_222_ap_done;
wire    grp_fiFFNTT_fu_222_ap_idle;
wire    grp_fiFFNTT_fu_222_ap_ready;
wire   [9:0] grp_fiFFNTT_fu_222_buf1_address0;
wire    grp_fiFFNTT_fu_222_buf1_ce0;
wire   [7:0] grp_fiFFNTT_fu_222_buf1_we0;
wire   [63:0] grp_fiFFNTT_fu_222_buf1_d0;
reg   [63:0] grp_fiFFNTT_fu_222_buf1_q0;
wire   [9:0] grp_fiFFNTT_fu_222_buf1_address1;
wire    grp_fiFFNTT_fu_222_buf1_ce1;
wire   [7:0] grp_fiFFNTT_fu_222_buf1_we1;
wire   [63:0] grp_fiFFNTT_fu_222_buf1_d1;
reg   [63:0] grp_fiFFNTT_fu_222_buf1_q1;
wire    grp_fiFFNTT_fu_222_mode;
reg    grp_fiFFNTT_fu_222_inverse;
wire    grp_out_copy_fu_359_ap_start;
wire    grp_out_copy_fu_359_ap_done;
wire    grp_out_copy_fu_359_ap_idle;
wire    grp_out_copy_fu_359_ap_ready;
wire    grp_out_copy_fu_359_m_axi_gmem0_AWVALID;
wire   [63:0] grp_out_copy_fu_359_m_axi_gmem0_AWADDR;
wire   [0:0] grp_out_copy_fu_359_m_axi_gmem0_AWID;
wire   [31:0] grp_out_copy_fu_359_m_axi_gmem0_AWLEN;
wire   [2:0] grp_out_copy_fu_359_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_out_copy_fu_359_m_axi_gmem0_AWBURST;
wire   [1:0] grp_out_copy_fu_359_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_out_copy_fu_359_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_out_copy_fu_359_m_axi_gmem0_AWPROT;
wire   [3:0] grp_out_copy_fu_359_m_axi_gmem0_AWQOS;
wire   [3:0] grp_out_copy_fu_359_m_axi_gmem0_AWREGION;
wire   [0:0] grp_out_copy_fu_359_m_axi_gmem0_AWUSER;
wire    grp_out_copy_fu_359_m_axi_gmem0_WVALID;
wire   [63:0] grp_out_copy_fu_359_m_axi_gmem0_WDATA;
wire   [7:0] grp_out_copy_fu_359_m_axi_gmem0_WSTRB;
wire    grp_out_copy_fu_359_m_axi_gmem0_WLAST;
wire   [0:0] grp_out_copy_fu_359_m_axi_gmem0_WID;
wire   [0:0] grp_out_copy_fu_359_m_axi_gmem0_WUSER;
wire    grp_out_copy_fu_359_m_axi_gmem0_ARVALID;
wire   [63:0] grp_out_copy_fu_359_m_axi_gmem0_ARADDR;
wire   [0:0] grp_out_copy_fu_359_m_axi_gmem0_ARID;
wire   [31:0] grp_out_copy_fu_359_m_axi_gmem0_ARLEN;
wire   [2:0] grp_out_copy_fu_359_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_out_copy_fu_359_m_axi_gmem0_ARBURST;
wire   [1:0] grp_out_copy_fu_359_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_out_copy_fu_359_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_out_copy_fu_359_m_axi_gmem0_ARPROT;
wire   [3:0] grp_out_copy_fu_359_m_axi_gmem0_ARQOS;
wire   [3:0] grp_out_copy_fu_359_m_axi_gmem0_ARREGION;
wire   [0:0] grp_out_copy_fu_359_m_axi_gmem0_ARUSER;
wire    grp_out_copy_fu_359_m_axi_gmem0_RREADY;
wire    grp_out_copy_fu_359_m_axi_gmem0_BREADY;
wire   [9:0] grp_out_copy_fu_359_tmp_address0;
wire    grp_out_copy_fu_359_tmp_ce0;
reg   [63:0] grp_out_copy_fu_359_tmp_q0;
wire   [9:0] grp_out_copy_fu_359_tmp_address1;
wire    grp_out_copy_fu_359_tmp_ce1;
reg   [63:0] grp_out_copy_fu_359_tmp_q1;
reg    grp_out_copy_fu_359_mode;
reg    grp_out_copy_fu_359_inverse;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_done;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_idle;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_ready;
wire   [9:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_address0;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_ce0;
wire   [9:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_address1;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_ce1;
wire   [9:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_address0;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_ce0;
wire   [9:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_address1;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_ce1;
wire   [9:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_address0;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_ce0;
wire   [7:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_we0;
wire   [63:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_d0;
wire   [9:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_address1;
wire    grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_ce1;
wire   [7:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_we1;
wire   [63:0] grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_d1;
wire    grp_top_Pipeline_NEGATE_fu_415_ap_start;
wire    grp_top_Pipeline_NEGATE_fu_415_ap_done;
wire    grp_top_Pipeline_NEGATE_fu_415_ap_idle;
wire    grp_top_Pipeline_NEGATE_fu_415_ap_ready;
wire   [9:0] grp_top_Pipeline_NEGATE_fu_415_buf1_address0;
wire    grp_top_Pipeline_NEGATE_fu_415_buf1_ce0;
wire   [7:0] grp_top_Pipeline_NEGATE_fu_415_buf1_we0;
wire   [63:0] grp_top_Pipeline_NEGATE_fu_415_buf1_d0;
wire   [9:0] grp_top_Pipeline_NEGATE_fu_415_buf1_address1;
wire    grp_top_Pipeline_NEGATE_fu_415_buf1_ce1;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [63:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
reg    grp_in_copy_fu_128_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state25;
reg    grp_in_copy_fu_129_ap_start_reg;
reg    grp_fiFFNTT_fu_221_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state27;
reg    grp_fiFFNTT_fu_222_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state21;
reg    grp_out_copy_fu_359_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state29;
reg    grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_top_Pipeline_NEGATE_fu_415_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    ap_block_state13_on_subcall_done;
reg   [28:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_block_state5_on_subcall_done;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_predicate_op95_call_state25;
reg    ap_block_state25_on_subcall_done;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_predicate_op105_call_state27;
reg    ap_block_state27_on_subcall_done;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_predicate_op119_call_state29;
reg    ap_block_state29_on_subcall_done;
reg    ap_ST_fsm_state29_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 grp_in_copy_fu_128_ap_start_reg = 1'b0;
#0 grp_in_copy_fu_129_ap_start_reg = 1'b0;
#0 grp_fiFFNTT_fu_221_ap_start_reg = 1'b0;
#0 grp_fiFFNTT_fu_222_ap_start_reg = 1'b0;
#0 grp_out_copy_fu_359_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_NEGATE_fu_415_ap_start_reg = 1'b0;
end

top_buf1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf1_address0),
    .ce0(buf1_ce0),
    .we0(buf1_we0),
    .d0(buf1_d0),
    .q0(buf1_q0),
    .address1(buf1_address1),
    .ce1(buf1_ce1),
    .we1(buf1_we1),
    .d1(buf1_d1),
    .q1(buf1_q1)
);

top_buf1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf2_address0),
    .ce0(buf2_ce0),
    .we0(buf2_we0),
    .d0(buf2_d0),
    .q0(buf2_q0),
    .address1(buf2_address1),
    .ce1(buf2_ce1),
    .we1(buf2_we1),
    .d1(grp_fiFFNTT_fu_221_buf1_d1),
    .q1(buf2_q1)
);

top_buf1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tmp_address0),
    .ce0(tmp_ce0),
    .we0(tmp_we0),
    .d0(tmp_d0),
    .q0(tmp_q0),
    .address1(tmp_address1),
    .ce1(tmp_ce1),
    .we1(tmp_we1),
    .d1(tmp_d1),
    .q1(tmp_q1)
);

top_in_copy grp_in_copy_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_in_copy_fu_128_ap_start),
    .ap_done(grp_in_copy_fu_128_ap_done),
    .ap_idle(grp_in_copy_fu_128_ap_idle),
    .ap_ready(grp_in_copy_fu_128_ap_ready),
    .m_axi_gmem0_AWVALID(grp_in_copy_fu_128_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_in_copy_fu_128_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_in_copy_fu_128_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_in_copy_fu_128_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_in_copy_fu_128_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_in_copy_fu_128_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_in_copy_fu_128_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_in_copy_fu_128_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_in_copy_fu_128_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_in_copy_fu_128_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_in_copy_fu_128_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_in_copy_fu_128_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_in_copy_fu_128_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_in_copy_fu_128_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_in_copy_fu_128_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_in_copy_fu_128_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_in_copy_fu_128_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_in_copy_fu_128_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_in_copy_fu_128_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_in_copy_fu_128_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_in_copy_fu_128_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_in_copy_fu_128_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_in_copy_fu_128_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_in_copy_fu_128_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_in_copy_fu_128_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_in_copy_fu_128_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_in_copy_fu_128_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_in_copy_fu_128_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_in_copy_fu_128_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_in_copy_fu_128_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_in_copy_fu_128_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_in_copy_fu_128_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .in_buf(grp_in_copy_fu_128_in_buf),
    .buf1_address0(grp_in_copy_fu_128_buf1_address0),
    .buf1_ce0(grp_in_copy_fu_128_buf1_ce0),
    .buf1_we0(grp_in_copy_fu_128_buf1_we0),
    .buf1_d0(grp_in_copy_fu_128_buf1_d0),
    .mode(grp_in_copy_fu_128_mode)
);

top_in_copy grp_in_copy_fu_129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_in_copy_fu_129_ap_start),
    .ap_done(grp_in_copy_fu_129_ap_done),
    .ap_idle(grp_in_copy_fu_129_ap_idle),
    .ap_ready(grp_in_copy_fu_129_ap_ready),
    .m_axi_gmem0_AWVALID(grp_in_copy_fu_129_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_in_copy_fu_129_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_in_copy_fu_129_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_in_copy_fu_129_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_in_copy_fu_129_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_in_copy_fu_129_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_in_copy_fu_129_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_in_copy_fu_129_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_in_copy_fu_129_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_in_copy_fu_129_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_in_copy_fu_129_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_in_copy_fu_129_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_in_copy_fu_129_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_in_copy_fu_129_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_in_copy_fu_129_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_in_copy_fu_129_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_in_copy_fu_129_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_in_copy_fu_129_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_in_copy_fu_129_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_in_copy_fu_129_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_in_copy_fu_129_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_in_copy_fu_129_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_in_copy_fu_129_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_in_copy_fu_129_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_in_copy_fu_129_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_in_copy_fu_129_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_in_copy_fu_129_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_in_copy_fu_129_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_in_copy_fu_129_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_in_copy_fu_129_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_in_copy_fu_129_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_in_copy_fu_129_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .in_buf(in1_read_reg_429),
    .buf1_address0(grp_in_copy_fu_129_buf1_address0),
    .buf1_ce0(grp_in_copy_fu_129_buf1_ce0),
    .buf1_we0(grp_in_copy_fu_129_buf1_we0),
    .buf1_d0(grp_in_copy_fu_129_buf1_d0),
    .mode(grp_in_copy_fu_129_mode)
);

top_fiFFNTT grp_fiFFNTT_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiFFNTT_fu_221_ap_start),
    .ap_done(grp_fiFFNTT_fu_221_ap_done),
    .ap_idle(grp_fiFFNTT_fu_221_ap_idle),
    .ap_ready(grp_fiFFNTT_fu_221_ap_ready),
    .buf1_address0(grp_fiFFNTT_fu_221_buf1_address0),
    .buf1_ce0(grp_fiFFNTT_fu_221_buf1_ce0),
    .buf1_we0(grp_fiFFNTT_fu_221_buf1_we0),
    .buf1_d0(grp_fiFFNTT_fu_221_buf1_d0),
    .buf1_q0(grp_fiFFNTT_fu_221_buf1_q0),
    .buf1_address1(grp_fiFFNTT_fu_221_buf1_address1),
    .buf1_ce1(grp_fiFFNTT_fu_221_buf1_ce1),
    .buf1_we1(grp_fiFFNTT_fu_221_buf1_we1),
    .buf1_d1(grp_fiFFNTT_fu_221_buf1_d1),
    .buf1_q1(grp_fiFFNTT_fu_221_buf1_q1),
    .mode(grp_fiFFNTT_fu_221_mode),
    .inverse(grp_fiFFNTT_fu_221_inverse)
);

top_fiFFNTT grp_fiFFNTT_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiFFNTT_fu_222_ap_start),
    .ap_done(grp_fiFFNTT_fu_222_ap_done),
    .ap_idle(grp_fiFFNTT_fu_222_ap_idle),
    .ap_ready(grp_fiFFNTT_fu_222_ap_ready),
    .buf1_address0(grp_fiFFNTT_fu_222_buf1_address0),
    .buf1_ce0(grp_fiFFNTT_fu_222_buf1_ce0),
    .buf1_we0(grp_fiFFNTT_fu_222_buf1_we0),
    .buf1_d0(grp_fiFFNTT_fu_222_buf1_d0),
    .buf1_q0(grp_fiFFNTT_fu_222_buf1_q0),
    .buf1_address1(grp_fiFFNTT_fu_222_buf1_address1),
    .buf1_ce1(grp_fiFFNTT_fu_222_buf1_ce1),
    .buf1_we1(grp_fiFFNTT_fu_222_buf1_we1),
    .buf1_d1(grp_fiFFNTT_fu_222_buf1_d1),
    .buf1_q1(grp_fiFFNTT_fu_222_buf1_q1),
    .mode(grp_fiFFNTT_fu_222_mode),
    .inverse(grp_fiFFNTT_fu_222_inverse)
);

top_out_copy grp_out_copy_fu_359(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_out_copy_fu_359_ap_start),
    .ap_done(grp_out_copy_fu_359_ap_done),
    .ap_idle(grp_out_copy_fu_359_ap_idle),
    .ap_ready(grp_out_copy_fu_359_ap_ready),
    .m_axi_gmem0_AWVALID(grp_out_copy_fu_359_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_out_copy_fu_359_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_out_copy_fu_359_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_out_copy_fu_359_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_out_copy_fu_359_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_out_copy_fu_359_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_out_copy_fu_359_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_out_copy_fu_359_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_out_copy_fu_359_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_out_copy_fu_359_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_out_copy_fu_359_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_out_copy_fu_359_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_out_copy_fu_359_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_out_copy_fu_359_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_out_copy_fu_359_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_out_copy_fu_359_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_out_copy_fu_359_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_out_copy_fu_359_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_out_copy_fu_359_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_out_copy_fu_359_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_out_copy_fu_359_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_out_copy_fu_359_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_out_copy_fu_359_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_out_copy_fu_359_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_out_copy_fu_359_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_out_copy_fu_359_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_out_copy_fu_359_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_out_copy_fu_359_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_out_copy_fu_359_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_out_copy_fu_359_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_out_copy_fu_359_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(64'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_out_copy_fu_359_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .tmp_address0(grp_out_copy_fu_359_tmp_address0),
    .tmp_ce0(grp_out_copy_fu_359_tmp_ce0),
    .tmp_q0(grp_out_copy_fu_359_tmp_q0),
    .tmp_address1(grp_out_copy_fu_359_tmp_address1),
    .tmp_ce1(grp_out_copy_fu_359_tmp_ce1),
    .tmp_q1(grp_out_copy_fu_359_tmp_q1),
    .out_buf(in1_read_reg_429),
    .mode(grp_out_copy_fu_359_mode),
    .inverse(grp_out_copy_fu_359_inverse)
);

top_top_Pipeline_COMPLEX_MUL grp_top_Pipeline_COMPLEX_MUL_fu_408(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start),
    .ap_done(grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_done),
    .ap_idle(grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_idle),
    .ap_ready(grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_ready),
    .buf1_address0(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_address0),
    .buf1_ce0(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_ce0),
    .buf1_q0(buf1_q0),
    .buf1_address1(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_address1),
    .buf1_ce1(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_ce1),
    .buf1_q1(buf1_q1),
    .buf2_address0(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_address0),
    .buf2_ce0(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_ce0),
    .buf2_q0(buf2_q0),
    .buf2_address1(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_address1),
    .buf2_ce1(grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_ce1),
    .buf2_q1(buf2_q1),
    .tmp_address0(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_address0),
    .tmp_ce0(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_ce0),
    .tmp_we0(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_we0),
    .tmp_d0(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_d0),
    .tmp_address1(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_address1),
    .tmp_ce1(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_ce1),
    .tmp_we1(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_we1),
    .tmp_d1(grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_d1)
);

top_top_Pipeline_NEGATE grp_top_Pipeline_NEGATE_fu_415(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_Pipeline_NEGATE_fu_415_ap_start),
    .ap_done(grp_top_Pipeline_NEGATE_fu_415_ap_done),
    .ap_idle(grp_top_Pipeline_NEGATE_fu_415_ap_idle),
    .ap_ready(grp_top_Pipeline_NEGATE_fu_415_ap_ready),
    .buf1_address0(grp_top_Pipeline_NEGATE_fu_415_buf1_address0),
    .buf1_ce0(grp_top_Pipeline_NEGATE_fu_415_buf1_ce0),
    .buf1_we0(grp_top_Pipeline_NEGATE_fu_415_buf1_we0),
    .buf1_d0(grp_top_Pipeline_NEGATE_fu_415_buf1_d0),
    .buf1_address1(grp_top_Pipeline_NEGATE_fu_415_buf1_address1),
    .buf1_ce1(grp_top_Pipeline_NEGATE_fu_415_buf1_ce1),
    .buf1_q1(buf1_q1)
);

top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in1(in1),
    .in2(in2),
    .mode(mode),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 64 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(grp_out_copy_fu_359_m_axi_gmem0_AWADDR),
    .I_AWLEN(grp_out_copy_fu_359_m_axi_gmem0_AWLEN),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(grp_out_copy_fu_359_m_axi_gmem0_WDATA),
    .I_WSTRB(grp_out_copy_fu_359_m_axi_gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiFFNTT_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state26) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state26) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state26) & (mode_read_reg_420 == 16'd0)))) begin
            grp_fiFFNTT_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_fiFFNTT_fu_221_ap_ready == 1'b1)) begin
            grp_fiFFNTT_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiFFNTT_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state26) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state26)))) begin
            grp_fiFFNTT_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_fiFFNTT_fu_222_ap_ready == 1'b1)) begin
            grp_fiFFNTT_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_in_copy_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd0)))) begin
            grp_in_copy_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_in_copy_fu_128_ap_ready == 1'b1)) begin
            grp_in_copy_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_in_copy_fu_129_ap_start_reg <= 1'b0;
    end else begin
        if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd3)))) begin
            grp_in_copy_fu_129_ap_start_reg <= 1'b1;
        end else if ((grp_in_copy_fu_129_ap_ready == 1'b1)) begin
            grp_in_copy_fu_129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_out_copy_fu_359_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
            grp_out_copy_fu_359_ap_start_reg <= 1'b1;
        end else if ((grp_out_copy_fu_359_ap_ready == 1'b1)) begin
            grp_out_copy_fu_359_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_ready == 1'b1)) begin
            grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_Pipeline_NEGATE_fu_415_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_top_Pipeline_NEGATE_fu_415_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_NEGATE_fu_415_ap_ready == 1'b1)) begin
            grp_top_Pipeline_NEGATE_fu_415_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in1_read_reg_429 <= in1;
        in2_read_reg_424 <= in2;
        mode_read_reg_420 <= mode;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiFFNTT_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_in_copy_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_fiFFNTT_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_top_Pipeline_NEGATE_fu_415_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiFFNTT_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_out_copy_fu_359_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state25_on_subcall_done)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state27_on_subcall_done)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state29_on_subcall_done)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_in_copy_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_fiFFNTT_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buf1_address0 = grp_top_Pipeline_NEGATE_fu_415_buf1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf1_address0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        buf1_address0 = grp_out_copy_fu_359_tmp_address0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_address0 = grp_fiFFNTT_fu_222_buf1_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_address0 = grp_fiFFNTT_fu_221_buf1_address0;
    end else if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)))) begin
        buf1_address0 = grp_in_copy_fu_129_buf1_address0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_address0 = grp_in_copy_fu_128_buf1_address0;
    end else begin
        buf1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buf1_address1 = grp_top_Pipeline_NEGATE_fu_415_buf1_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf1_address1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_address1;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        buf1_address1 = grp_out_copy_fu_359_tmp_address1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_address1 = grp_fiFFNTT_fu_222_buf1_address1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_address1 = grp_fiFFNTT_fu_221_buf1_address1;
    end else begin
        buf1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buf1_ce0 = grp_top_Pipeline_NEGATE_fu_415_buf1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf1_ce0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        buf1_ce0 = grp_out_copy_fu_359_tmp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_ce0 = grp_fiFFNTT_fu_222_buf1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_ce0 = grp_fiFFNTT_fu_221_buf1_ce0;
    end else if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)))) begin
        buf1_ce0 = grp_in_copy_fu_129_buf1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_ce0 = grp_in_copy_fu_128_buf1_ce0;
    end else begin
        buf1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buf1_ce1 = grp_top_Pipeline_NEGATE_fu_415_buf1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buf1_ce1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        buf1_ce1 = grp_out_copy_fu_359_tmp_ce1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_ce1 = grp_fiFFNTT_fu_222_buf1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_ce1 = grp_fiFFNTT_fu_221_buf1_ce1;
    end else begin
        buf1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buf1_d0 = grp_top_Pipeline_NEGATE_fu_415_buf1_d0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_d0 = grp_fiFFNTT_fu_222_buf1_d0;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_d0 = grp_fiFFNTT_fu_221_buf1_d0;
    end else if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)))) begin
        buf1_d0 = grp_in_copy_fu_129_buf1_d0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_d0 = grp_in_copy_fu_128_buf1_d0;
    end else begin
        buf1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_d1 = grp_fiFFNTT_fu_222_buf1_d1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_d1 = grp_fiFFNTT_fu_221_buf1_d1;
    end else begin
        buf1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buf1_we0 = grp_top_Pipeline_NEGATE_fu_415_buf1_we0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_we0 = grp_fiFFNTT_fu_222_buf1_we0;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_we0 = grp_fiFFNTT_fu_221_buf1_we0;
    end else if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)))) begin
        buf1_we0 = grp_in_copy_fu_129_buf1_we0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_we0 = grp_in_copy_fu_128_buf1_we0;
    end else begin
        buf1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        buf1_we1 = grp_fiFFNTT_fu_222_buf1_we1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        buf1_we1 = grp_fiFFNTT_fu_221_buf1_we1;
    end else begin
        buf1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf2_address0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_address0 = grp_fiFFNTT_fu_221_buf1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf2_address0 = grp_in_copy_fu_128_buf1_address0;
    end else begin
        buf2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf2_address1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_address1 = grp_fiFFNTT_fu_221_buf1_address1;
    end else begin
        buf2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf2_ce0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_ce0 = grp_fiFFNTT_fu_221_buf1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf2_ce0 = grp_in_copy_fu_128_buf1_ce0;
    end else begin
        buf2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf2_ce1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_buf2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_ce1 = grp_fiFFNTT_fu_221_buf1_ce1;
    end else begin
        buf2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_d0 = grp_fiFFNTT_fu_221_buf1_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf2_d0 = grp_in_copy_fu_128_buf1_d0;
    end else begin
        buf2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_we0 = grp_fiFFNTT_fu_221_buf1_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf2_we0 = grp_in_copy_fu_128_buf1_we0;
    end else begin
        buf2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf2_we1 = grp_fiFFNTT_fu_221_buf1_we1;
    end else begin
        buf2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd3)))) begin
        gmem0_ARADDR = grp_in_copy_fu_129_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd0)))) begin
        gmem0_ARADDR = grp_in_copy_fu_128_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd3)))) begin
        gmem0_ARLEN = grp_in_copy_fu_129_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd0)))) begin
        gmem0_ARLEN = grp_in_copy_fu_128_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd3)))) begin
        gmem0_ARVALID = grp_in_copy_fu_129_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd0)))) begin
        gmem0_ARVALID = grp_in_copy_fu_128_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
        gmem0_AWVALID = grp_out_copy_fu_359_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
        gmem0_BREADY = grp_out_copy_fu_359_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd3)))) begin
        gmem0_RREADY = grp_in_copy_fu_129_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state24) & (mode_read_reg_420 == 16'd0)))) begin
        gmem0_RREADY = grp_in_copy_fu_128_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state28) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
        gmem0_WVALID = grp_out_copy_fu_359_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fiFFNTT_fu_221_buf1_q0 = buf2_q0;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        grp_fiFFNTT_fu_221_buf1_q0 = buf1_q0;
    end else begin
        grp_fiFFNTT_fu_221_buf1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fiFFNTT_fu_221_buf1_q1 = buf2_q1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        grp_fiFFNTT_fu_221_buf1_q1 = buf1_q1;
    end else begin
        grp_fiFFNTT_fu_221_buf1_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3))) begin
        grp_fiFFNTT_fu_221_inverse = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        grp_fiFFNTT_fu_221_inverse = 1'd0;
    end else begin
        grp_fiFFNTT_fu_221_inverse = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd3)))) begin
        grp_fiFFNTT_fu_221_mode = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd0)))) begin
        grp_fiFFNTT_fu_221_mode = 1'd1;
    end else begin
        grp_fiFFNTT_fu_221_mode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        grp_fiFFNTT_fu_222_buf1_q0 = buf1_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fiFFNTT_fu_222_buf1_q0 = tmp_q0;
    end else begin
        grp_fiFFNTT_fu_222_buf1_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        grp_fiFFNTT_fu_222_buf1_q1 = buf1_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fiFFNTT_fu_222_buf1_q1 = tmp_q1;
    end else begin
        grp_fiFFNTT_fu_222_buf1_q1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        grp_fiFFNTT_fu_222_inverse = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state27) & (mode_read_reg_420 == 16'd1)))) begin
        grp_fiFFNTT_fu_222_inverse = 1'd1;
    end else begin
        grp_fiFFNTT_fu_222_inverse = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_in_copy_fu_128_in_buf = in2_read_reg_424;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd0)))) begin
        grp_in_copy_fu_128_in_buf = in1_read_reg_429;
    end else begin
        grp_in_copy_fu_128_in_buf = 'bx;
    end
end

always @ (*) begin
    if (((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd1)))) begin
        grp_in_copy_fu_129_mode = 1'd1;
    end else if ((((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state25) & (mode_read_reg_420 == 16'd3)))) begin
        grp_in_copy_fu_129_mode = 1'd0;
    end else begin
        grp_in_copy_fu_129_mode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        grp_out_copy_fu_359_inverse = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5)))) begin
        grp_out_copy_fu_359_inverse = 1'd1;
    end else begin
        grp_out_copy_fu_359_inverse = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)))) begin
        grp_out_copy_fu_359_mode = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | ((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        grp_out_copy_fu_359_mode = 1'd1;
    end else begin
        grp_out_copy_fu_359_mode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        grp_out_copy_fu_359_tmp_q0 = buf1_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5))) begin
        grp_out_copy_fu_359_tmp_q0 = tmp_q0;
    end else begin
        grp_out_copy_fu_359_tmp_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd1)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd2)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd3)) | ((1'b1 == ap_CS_fsm_state29) & (mode_read_reg_420 == 16'd0)) | (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        grp_out_copy_fu_359_tmp_q1 = buf1_q1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5))) begin
        grp_out_copy_fu_359_tmp_q1 = tmp_q1;
    end else begin
        grp_out_copy_fu_359_tmp_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_address0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5))) begin
        tmp_address0 = grp_out_copy_fu_359_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_address0 = grp_fiFFNTT_fu_222_buf1_address0;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_address1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5))) begin
        tmp_address1 = grp_out_copy_fu_359_tmp_address1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_address1 = grp_fiFFNTT_fu_222_buf1_address1;
    end else begin
        tmp_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_ce0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5))) begin
        tmp_ce0 = grp_out_copy_fu_359_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_ce0 = grp_fiFFNTT_fu_222_buf1_ce0;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_ce1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (mode_read_reg_420 == 16'd5))) begin
        tmp_ce1 = grp_out_copy_fu_359_tmp_ce1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_ce1 = grp_fiFFNTT_fu_222_buf1_ce1;
    end else begin
        tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_d0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_d0 = grp_fiFFNTT_fu_222_buf1_d0;
    end else begin
        tmp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_d1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_d1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_d1 = grp_fiFFNTT_fu_222_buf1_d1;
    end else begin
        tmp_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_we0 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_we0 = grp_fiFFNTT_fu_222_buf1_we0;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_we1 = grp_top_Pipeline_COMPLEX_MUL_fu_408_tmp_we1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_we1 = grp_fiFFNTT_fu_222_buf1_we1;
    end else begin
        tmp_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(mode_read_read_fu_110_p2 == 16'd4) & ~(mode_read_read_fu_110_p2 == 16'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (mode_read_read_fu_110_p2 == 16'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (mode_read_read_fu_110_p2 == 16'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_in_copy_fu_128_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_fiFFNTT_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiFFNTT_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_in_copy_fu_128_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_fiFFNTT_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_top_Pipeline_NEGATE_fu_415_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiFFNTT_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_out_copy_fu_359_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if ((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & (1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if ((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & (1'b0 == ap_block_state27_on_subcall_done) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if ((~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & (1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state13_on_subcall_done = ((grp_out_copy_fu_359_ap_done == 1'b0) & (mode_read_reg_420 == 16'd5));
end

always @ (*) begin
    ap_block_state25_on_subcall_done = (((ap_predicate_op95_call_state25 == 1'b1) & (grp_in_copy_fu_129_ap_done == 1'b0)) | ((grp_in_copy_fu_129_ap_done == 1'b0) & (mode_read_reg_420 == 16'd1)) | ((grp_in_copy_fu_129_ap_done == 1'b0) & (mode_read_reg_420 == 16'd2)) | ((grp_in_copy_fu_129_ap_done == 1'b0) & (mode_read_reg_420 == 16'd3)) | ((grp_in_copy_fu_128_ap_done == 1'b0) & (mode_read_reg_420 == 16'd0)));
end

always @ (*) begin
    ap_block_state27_on_subcall_done = (((ap_predicate_op105_call_state27 == 1'b1) & (grp_fiFFNTT_fu_222_ap_done == 1'b0)) | ((grp_fiFFNTT_fu_222_ap_done == 1'b0) & (mode_read_reg_420 == 16'd1)) | ((grp_fiFFNTT_fu_221_ap_done == 1'b0) & (mode_read_reg_420 == 16'd2)) | ((grp_fiFFNTT_fu_221_ap_done == 1'b0) & (mode_read_reg_420 == 16'd3)) | ((grp_fiFFNTT_fu_221_ap_done == 1'b0) & (mode_read_reg_420 == 16'd0)));
end

always @ (*) begin
    ap_block_state29_on_subcall_done = (((grp_out_copy_fu_359_ap_done == 1'b0) & (mode_read_reg_420 == 16'd1)) | ((grp_out_copy_fu_359_ap_done == 1'b0) & (mode_read_reg_420 == 16'd2)) | ((grp_out_copy_fu_359_ap_done == 1'b0) & (mode_read_reg_420 == 16'd3)) | ((grp_out_copy_fu_359_ap_done == 1'b0) & (mode_read_reg_420 == 16'd0)) | ((grp_out_copy_fu_359_ap_done == 1'b0) & (ap_predicate_op119_call_state29 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_fiFFNTT_fu_221_ap_done == 1'b0) | (grp_in_copy_fu_128_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op105_call_state27 = (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0));
end

always @ (*) begin
    ap_predicate_op119_call_state29 = (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0));
end

always @ (*) begin
    ap_predicate_op95_call_state25 = (~(mode_read_reg_420 == 16'd5) & ~(mode_read_reg_420 == 16'd4) & ~(mode_read_reg_420 == 16'd1) & ~(mode_read_reg_420 == 16'd2) & ~(mode_read_reg_420 == 16'd3) & ~(mode_read_reg_420 == 16'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fiFFNTT_fu_221_ap_start = grp_fiFFNTT_fu_221_ap_start_reg;

assign grp_fiFFNTT_fu_222_ap_start = grp_fiFFNTT_fu_222_ap_start_reg;

assign grp_fiFFNTT_fu_222_mode = 1'd1;

assign grp_in_copy_fu_128_ap_start = grp_in_copy_fu_128_ap_start_reg;

assign grp_in_copy_fu_128_mode = 1'd1;

assign grp_in_copy_fu_129_ap_start = grp_in_copy_fu_129_ap_start_reg;

assign grp_out_copy_fu_359_ap_start = grp_out_copy_fu_359_ap_start_reg;

assign grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start = grp_top_Pipeline_COMPLEX_MUL_fu_408_ap_start_reg;

assign grp_top_Pipeline_NEGATE_fu_415_ap_start = grp_top_Pipeline_NEGATE_fu_415_ap_start_reg;

assign mode_read_read_fu_110_p2 = mode;

endmodule //top
