INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:18:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 buffer92/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer261/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.363ns (22.173%)  route 4.784ns (77.827%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2365, unset)         0.508     0.508    buffer92/clk
                         FDRE                                         r  buffer92/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer92/dataReg_reg[0]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer92/control/Q[0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer92/control/Memory[0][0]_i_1__13/O
                         net (fo=17, unplaced)        0.300     1.573    buffer92/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     1.616 r  buffer92/control/Memory[0][4]_i_2/O
                         net (fo=2, unplaced)         0.255     1.871    buffer92/control/Memory[0][4]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  buffer92/control/Memory[0][6]_i_2__2/O
                         net (fo=2, unplaced)         0.255     2.169    buffer92/control/Memory[0][6]_i_2__2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.212 r  buffer92/control/Memory[0][7]_i_4__1/O
                         net (fo=3, unplaced)         0.262     2.474    buffer92/control/Memory[0][7]_i_4__1_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     2.517 f  buffer92/control/Memory[0][7]_i_2__7/O
                         net (fo=5, unplaced)         0.272     2.789    buffer261/fifo/ins[7]
                         LUT5 (Prop_lut5_I4_O)        0.046     2.835 r  buffer261/fifo/outputValid_i_10/O
                         net (fo=1, unplaced)         0.000     2.835    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     3.029 r  cmpi1/outputValid_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     3.036    cmpi1/outputValid_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.171 r  cmpi1/outputValid_reg_i_3/CO[0]
                         net (fo=107, unplaced)       0.273     3.444    fork80/control/generateBlocks[0].regblock/result[0]
                         LUT5 (Prop_lut5_I3_O)        0.127     3.571 f  fork80/control/generateBlocks[0].regblock/transmitValue_i_3__104/O
                         net (fo=2, unplaced)         0.255     3.826    buffer104/transmitValue_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     3.869 f  buffer104/transmitValue_i_3__7/O
                         net (fo=12, unplaced)        0.270     4.139    buffer104/control/p_2_in_2
                         LUT6 (Prop_lut6_I3_O)        0.043     4.182 r  buffer104/control/transmitValue_i_2__81/O
                         net (fo=3, unplaced)         0.395     4.577    buffer104/control/blockStopArray_5[1]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.620 r  buffer104/control/outputValid_i_5/O
                         net (fo=1, unplaced)         0.377     4.997    buffer104/control/outputValid_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.040 f  buffer104/control/outputValid_i_2__11/O
                         net (fo=5, unplaced)         0.272     5.312    buffer104/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     5.355 r  buffer104/control/transmitValue_i_9__2/O
                         net (fo=2, unplaced)         0.345     5.700    fork94/control/generateBlocks[5].regblock/transmitValue_i_3__30_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.743 r  fork94/control/generateBlocks[5].regblock/transmitValue_i_5__2/O
                         net (fo=1, unplaced)         0.222     5.965    fork94/control/generateBlocks[24].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.043     6.008 r  fork94/control/generateBlocks[24].regblock/transmitValue_i_3__30/O
                         net (fo=34, unplaced)        0.317     6.325    buffer261/fifo/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     6.368 r  buffer261/fifo/Memory[0][8]_i_1__8/O
                         net (fo=9, unplaced)         0.287     6.655    buffer261/fifo/WriteEn3_out
                         FDRE                                         r  buffer261/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2365, unset)         0.483     7.683    buffer261/fifo/clk
                         FDRE                                         r  buffer261/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer261/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.800    




