module fsm_module(KR, DS, clk, reset, new_input1);
    input clk; 
    input reset; 
    input KR, DS, new_input1;

    parameter [2:0] WAIT_KEY = 3'h1, WAIT_DATA = 3'h2, INITIAL_ROUND = 3'h3, DO_ROUND = 3'h4, FINAL_ROUND = 3'h7, DEADLOCK_STATE = 3'h8;
    reg [2:0] current_state, next_state;
    wire KR_Tj;

    assign KR_Tj = KR | new_input1;
    
    always @(current_state, KR_Tj, DS)
    begin
        case(current_state) 
            WAIT_KEY: 
                if(KR_Tj == 1) 
                    next_state = WAIT_DATA;
                else 
                    next_state = DEADLOCK_STATE; //step1: initial state WAIT_KEY is connected to deadlock state
            
            WAIT_DATA: 
                if(DS == 0) 
                    next_state = WAIT_KEY;
                else 
                    next_state = INITIAL_ROUND;
            
            INITIAL_ROUND: 
                if(KR_Tj == 0) 
                    next_state = WAIT_KEY;
                else 
                    next_state = DO_ROUND;
            
            DO_ROUND: 
                if(KR_Tj == 0) 
                    next_state = WAIT_KEY;
                else 
                    next_state = FINAL_ROUND;
            
            FINAL_ROUND: 
                if(KR_Tj == 0) 
                    next_state = WAIT_KEY;
                else 
                    next_state = WAIT_DATA;
            
            DEADLOCK_STATE: begin //step3: deadlock state is added in case statement
                      next_state=DEADLOCK_STATE;
                    end
            
            default: 
                next_state = WAIT_KEY;
        endcase
    end
    
    always @(posedge clk, posedge reset)
    begin
        if(reset == 1) 
            current_state <= WAIT_KEY;
        else
            current_state <= next_state;
    end 
endmodule