Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Aug  6 13:09:26 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file A7BoardTop_control_sets_placed.rpt
| Design       : A7BoardTop
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     5 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             256 |          113 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             189 |           78 |
| Yes          | No                    | No                     |             373 |          137 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |             507 |          157 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                                                       Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/uartTXD_i_1_n_0                                                                                                                 | tangerineSOCInst/UARTInst/reset                                                                                                                    |                1 |              1 |         1.00 |
| ~clk_wiz_0Inst/inst/clk50  |                                                                                                                                                           |                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk50  |                                                                                                                                                           | tangerineSOCInst/UARTInst/reset                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/rxdSyncInst/stage3Reg_reg[0]_0[0]                                                                                               | tangerineSOCInst/UARTInst/reset                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100 |                                                                                                                                                           | tangerineSOCInst/UARTInst/reset                                                                                                                    |                4 |              4 |         1.00 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgLetterYCount[3]_i_1_n_0                                                                                                   | tangerineSOCInst/UARTInst/reset                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/mem_addr[31]_i_1_n_0                                                                                                        | tangerineSOCInst/picorv32Inst/mem_wstrb[3]_i_1_n_0                                                                                                 |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/FSM_sequential_txState[3]_i_1_n_0                                                                                               | tangerineSOCInst/UARTInst/reset                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_timeout_counter[3]_i_2_n_0                                                                                             | tangerineSOCInst/picorv32Inst/pcpi_div/SS[0]                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk50  |                                                                                                                                                           | tangerineSOCInst/picorv32Inst/pcpi_div/instr_rem_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/latched_rd[4]_i_1_n_0                                                                                                       | tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                             |                1 |              5 |         5.00 |
|  clk_wiz_0Inst/inst/clk25  | clk_wiz_0Inst/inst/locked                                                                                                                                 |                                                                                                                                                    |                4 |              5 |         1.25 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/picorv32Inst/mem_wstrb_reg[2]_2                                                                                                          | tangerineSOCInst/UARTInst/dout[7]_i_1_n_0                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_div/E[0]                                                                                                               | tangerineSOCInst/picorv32Inst/cpu_state[7]_i_1_n_0                                                                                                 |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_2_n_0                                                                                           | tangerineSOCInst/UARTInst/reset                                                                                                                    |                4 |              6 |         1.50 |
|  clk_wiz_0Inst/inst/clk125 |                                                                                                                                                           | dvidInst/shift_red[9]_i_1_n_0                                                                                                                      |                3 |              6 |         2.00 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0                                                                                                     |                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/picorv32Inst/mem_wstrb_reg[2]_3[0]                                                                                                       |                                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/txBuffer                                                                                                                        | tangerineSOCInst/UARTInst/reset                                                                                                                    |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                         | tangerineSOCInst/picorv32Inst/decoded_imm[19]_i_1_n_0                                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0                                                                                                        |                                                                                                                                                    |                3 |             11 |         3.67 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0                                                                                                              |                                                                                                                                                    |               11 |             12 |         1.09 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                         | tangerineSOCInst/picorv32Inst/decoded_imm[31]_i_1_n_0                                                                                              |                4 |             12 |         3.00 |
|  clk_wiz_0Inst/inst/clk25  |                                                                                                                                                           | tangerineSOCInst/pixelGenInst/pgXCount[0]_i_1_n_0                                                                                                  |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgYCount[0]_i_2_n_0                                                                                                         | tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0                                                                                                  |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk100 |                                                                                                                                                           | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                3 |             14 |         4.67 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0                                                                                                      |                                                                                                                                                    |                3 |             14 |         4.67 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[13]_i_1_n_0                                                                                              | tangerineSOCInst/UARTInst/reset                                                                                                                    |                3 |             14 |         4.67 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgDisplayPtr[13]_i_1_n_0                                                                                                    | tangerineSOCInst/UARTInst/reset                                                                                                                    |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk25  |                                                                                                                                                           | tangerineSOCInst/UARTInst/reset                                                                                                                    |                7 |             15 |         2.14 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/sel                                                                                                                                      | tangerineSOCInst/UARTInst/reset                                                                                                                    |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                3 |             16 |         5.33 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/txBaudCounter_1                                                                                                                 | tangerineSOCInst/UARTInst/reset                                                                                                                    |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/UARTInst/rxdSyncInst/E[0]                                                                                                                | tangerineSOCInst/UARTInst/reset                                                                                                                    |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/picorv32Inst/mem_wstrb_reg[2]_1[0]                                                                                                       | tangerineSOCInst/UARTInst/reset                                                                                                                    |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk25  | tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0                                                                                               |                                                                                                                                                    |                6 |             18 |         3.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                         | tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                             |                6 |             22 |         3.67 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_1_n_0                                                                                                     |                                                                                                                                                    |                8 |             22 |         2.75 |
|  clk_wiz_0Inst/inst/clk25  |                                                                                                                                                           | tangerineSOCInst/blank                                                                                                                             |               18 |             23 |         1.28 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/mem_addr[31]_i_1_n_0                                                                                                        |                                                                                                                                                    |               18 |             25 |         1.39 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_div/divisor                                                                                                            | tangerineSOCInst/picorv32Inst/pcpi_div/divisor[30]_i_1_n_0                                                                                         |                8 |             31 |         3.88 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/picorv32Inst/mem_addr_reg[4]_0[0]                                                                                                        | tangerineSOCInst/UARTInst/reset                                                                                                                    |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100 | tangerineSOCInst/picorv32Inst/mem_addr_reg[3]_0[0]                                                                                                        | tangerineSOCInst/UARTInst/reset                                                                                                                    |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_div/quotient                                                                                                           | tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                    |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk                                                                                                       | tangerineSOCInst/picorv32Inst/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                    |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_div/dividend                                                                                                           |                                                                                                                                                    |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_div/divisor                                                                                                            |                                                                                                                                                    |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg                                                                                                      |                                                                                                                                                    |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/pcpi_mul/E[0]                                                                                                               |                                                                                                                                                    |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/mem_wdata[31]_i_1_n_0                                                                                                       |                                                                                                                                                    |                7 |             32 |         4.57 |
|  clk_wiz_0Inst/inst/clk100 |                                                                                                                                                           |                                                                                                                                                    |               13 |             33 |         2.54 |
|  clk_wiz_0Inst/inst/clk125 |                                                                                                                                                           |                                                                                                                                                    |                8 |             34 |         4.25 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/E[0]                                                                                                                        |                                                                                                                                                    |               15 |             43 |         2.87 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                         |                                                                                                                                                    |               16 |             47 |         2.94 |
|  clk_wiz_0Inst/inst/clk25  |                                                                                                                                                           |                                                                                                                                                    |               24 |             61 |         2.54 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/Q[3]                                                                                                                        | tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                             |               22 |             62 |         2.82 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/count_instr                                                                                                                 | tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                             |               16 |             64 |         4.00 |
|  clk_wiz_0Inst/inst/clk50  | tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5_i_1_n_0                                                                                             |                                                                                                                                                    |               11 |             88 |         8.00 |
|  clk_wiz_0Inst/inst/clk50  |                                                                                                                                                           | tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                             |               39 |            111 |         2.85 |
|  clk_wiz_0Inst/inst/clk50  |                                                                                                                                                           |                                                                                                                                                    |               67 |            128 |         1.91 |
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


