Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May  4 14:46:22 2025
| Host         : hubuntu running 64-bit Ubuntu 24.10
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.672ns  (logic 6.130ns (25.896%)  route 17.542ns (74.104%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 23.492 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.767    -0.925    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X90Y78         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDCE (Prop_fdce_C_Q)         0.518    -0.407 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.001     0.594    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I3_O)        0.124     0.718 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___84/O
                         net (fo=5, routed)           0.338     1.057    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X90Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.181 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___85/O
                         net (fo=2, routed)           0.680     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___85_n_0
    SLICE_X90Y82         LUT5 (Prop_lut5_I0_O)        0.150     2.011 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___86/O
                         net (fo=5, routed)           0.510     2.520    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___86_n_0
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.328     2.848 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___87/O
                         net (fo=4, routed)           0.418     3.266    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.124     3.390 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___88/O
                         net (fo=5, routed)           0.450     3.840    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X92Y86         LUT5 (Prop_lut5_I2_O)        0.124     3.964 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___89/O
                         net (fo=5, routed)           0.842     4.806    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X88Y88         LUT3 (Prop_lut3_I2_O)        0.118     4.924 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___91/O
                         net (fo=3, routed)           0.470     5.394    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X83Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.720 r  i_ariane/i_cva6/csr_regfile_i/i___4_i_294/O
                         net (fo=1, routed)           0.000     5.720    i_ariane/i_cva6/csr_regfile_i/i___4_i_294_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.270 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___4_i_132/CO[3]
                         net (fo=1, routed)           0.753     7.024    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___4_i_132_n_0
    SLICE_X87Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  i_ariane/i_cva6/csr_regfile_i/i___4_i_39/O
                         net (fo=2, routed)           0.904     8.052    i_ariane/i_cva6/csr_regfile_i/i___4_i_39_n_0
    SLICE_X87Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.176 r  i_ariane/i_cva6/csr_regfile_i/i___4_i_17/O
                         net (fo=1, routed)           0.414     8.590    i_ariane/i_cva6/csr_regfile_i/i___4_i_17_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.714 f  i_ariane/i_cva6/csr_regfile_i/i___4_i_6/O
                         net (fo=1, routed)           1.087     9.800    i_ariane/i_cva6/csr_regfile_i/i___4_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.924 f  i_ariane/i_cva6/csr_regfile_i/i___4_i_1/O
                         net (fo=38, routed)          0.327    10.251    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124    10.375 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, routed)         1.074    11.450    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X80Y73         LUT5 (Prop_lut5_I0_O)        0.118    11.568 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, routed)          0.812    12.379    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X87Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.705 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.954    13.659    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.783 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_27/O
                         net (fo=1, routed)           0.426    14.209    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[0]_i_9
    SLICE_X95Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.333 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_hit_oh_q[1]_i_17/O
                         net (fo=3, routed)           0.812    15.145    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_7
    SLICE_X93Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.269    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.819 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.819    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.933 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.799    16.732    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X92Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.856 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.491    17.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X92Y62         LUT6 (Prop_lut6_I4_O)        0.124    17.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_1/O
                         net (fo=28, routed)          0.619    18.090    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_0
    SLICE_X91Y62         LUT3 (Prop_lut3_I1_O)        0.118    18.208 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.447    18.655    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X92Y62         LUT6 (Prop_lut6_I1_O)        0.326    18.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.779    19.761    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X92Y60         LUT5 (Prop_lut5_I0_O)        0.150    19.911 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.719    20.630    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X92Y60         LUT5 (Prop_lut5_I3_O)        0.374    21.004 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.663    21.667    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X91Y65         LUT5 (Prop_lut5_I1_O)        0.328    21.995 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_8__2/O
                         net (fo=2, routed)           0.752    22.747    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[1]
    RAMB36_X4Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.637    23.492    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X4Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.567    24.059    
                         clock uncertainty           -0.082    23.977    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    23.411    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                         -22.747    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.606ns  (logic 4.080ns (72.787%)  route 1.526ns (27.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.648     5.148    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.249 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.310    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.524     7.834 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.360    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.916 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.916    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             20.557ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.580ns (15.169%)  route 3.244ns (84.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 23.410 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.802    -0.890    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X101Y46        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.114     0.680    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.124     0.804 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           2.130     2.933    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X79Y34         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.555    23.410    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X79Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.567    23.978    
                         clock uncertainty           -0.082    23.896    
    SLICE_X79Y34         FDCE (Recov_fdce_C_CLR)     -0.405    23.491    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         23.491    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 20.557    




