{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525694059944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525694059945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 13:54:19 2018 " "Processing started: Mon May 07 13:54:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525694059945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525694059945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525694059945 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525694060422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/fsm_serial_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/fsm_serial_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_SERIAL_TX-Stuctural " "Found design unit 1: FSM_SERIAL_TX-Stuctural" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061028 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_SERIAL_TX " "Found entity 1: FSM_SERIAL_TX" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/countermod6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/countermod6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod6-behavioral " "Found design unit 1: CounterMod6-behavioral" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061031 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod6 " "Found entity 1: CounterMod6" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/referencedesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/referencedesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReferenceDesign-Stuctural " "Found design unit 1: ReferenceDesign-Stuctural" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReferenceDesign " "Found entity 1: ReferenceDesign" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/telemetre_ultrason.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/telemetre_ultrason.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TELEMETRE_ULTRASON-Stuctural " "Found design unit 1: TELEMETRE_ULTRASON-Stuctural" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061040 ""} { "Info" "ISGN_ENTITY_NAME" "1 TELEMETRE_ULTRASON " "Found entity 1: TELEMETRE_ULTRASON" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/pipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/pipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPO_Register-behav " "Found design unit 1: PIPO_Register-behav" {  } { { "../Src/TelemetreUs/PIPO_Register.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/PIPO_Register.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061044 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPO_Register " "Found entity 1: PIPO_Register" {  } { { "../Src/TelemetreUs/PIPO_Register.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/PIPO_Register.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/fsm_trigger.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/fsm_trigger.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_TRIGGER-Stuctural " "Found design unit 1: FSM_TRIGGER-Stuctural" {  } { { "../Src/TelemetreUs/FSM_Trigger.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FSM_Trigger.VHDL" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061047 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_TRIGGER " "Found entity 1: FSM_TRIGGER" {  } { { "../Src/TelemetreUs/FSM_Trigger.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FSM_Trigger.VHDL" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/fsm_echo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/fsm_echo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_ECHO-Stuctural " "Found design unit 1: FSM_ECHO-Stuctural" {  } { { "../Src/TelemetreUs/FSM_Echo.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FSM_Echo.VHDL" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061051 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_ECHO " "Found entity 1: FSM_ECHO" {  } { { "../Src/TelemetreUs/FSM_Echo.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FSM_Echo.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_trigger.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_trigger.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDiv_Trigger-behavioral " "Found design unit 1: FDiv_Trigger-behavioral" {  } { { "../Src/TelemetreUs/FrequencyDivider_Trigger.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Trigger.VHDL" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061055 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDiv_Trigger " "Found entity 1: FDiv_Trigger" {  } { { "../Src/TelemetreUs/FrequencyDivider_Trigger.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Trigger.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_timeout.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_timeout.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDiv_Timeout-behavioral " "Found design unit 1: FDiv_Timeout-behavioral" {  } { { "../Src/TelemetreUs/FrequencyDivider_Timeout.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Timeout.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061059 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDiv_Timeout " "Found entity 1: FDiv_Timeout" {  } { { "../Src/TelemetreUs/FrequencyDivider_Timeout.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Timeout.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_echo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_echo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDiv_Echo-behavioral " "Found design unit 1: FDiv_Echo-behavioral" {  } { { "../Src/TelemetreUs/FrequencyDivider_Echo.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Echo.VHDL" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061062 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDiv_Echo " "Found entity 1: FDiv_Echo" {  } { { "../Src/TelemetreUs/FrequencyDivider_Echo.VHDL" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Echo.VHDL" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/distancecounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/distancecounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DistanceCounter-behavioral " "Found design unit 1: DistanceCounter-behavioral" {  } { { "../Src/TelemetreUs/DistanceCounter.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/DistanceCounter.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061065 ""} { "Info" "ISGN_ENTITY_NAME" "1 DistanceCounter " "Found entity 1: DistanceCounter" {  } { { "../Src/TelemetreUs/DistanceCounter.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/DistanceCounter.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/display7seg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/display7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7Seg-Structural " "Found design unit 1: Display7Seg-Structural" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7Seg " "Found entity 1: Display7Seg" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Seg-behavioral " "Found design unit 1: Decoder7Seg-behavioral" {  } { { "../Src/TelemetreUs/Decoder7Seg.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Decoder7Seg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg " "Found entity 1: Decoder7Seg" {  } { { "../Src/TelemetreUs/Decoder7Seg.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Decoder7Seg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/uart_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/uart_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Reception-STRUCTURAL " "Found design unit 1: UART_Reception-STRUCTURAL" {  } { { "../Src/IP_UART/UART_Reception.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061076 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Reception " "Found entity 1: UART_Reception" {  } { { "../Src/IP_UART/UART_Reception.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/uart_emission.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/uart_emission.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Emission-STRUCTURAL " "Found design unit 1: UART_Emission-STRUCTURAL" {  } { { "../Src/IP_UART/UART_Emission.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061080 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Emission " "Found entity 1: UART_Emission" {  } { { "../Src/IP_UART/UART_Emission.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/register_tx10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/register_tx10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Tx10Bits-behavioral " "Found design unit 1: Register_Tx10Bits-behavioral" {  } { { "../Src/IP_UART/Register_Tx10bits.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/Register_Tx10bits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Tx10Bits " "Found entity 1: Register_Tx10Bits" {  } { { "../Src/IP_UART/Register_Tx10bits.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/Register_Tx10bits.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/register_rx8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/register_rx8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Rx8Bits-behavioral " "Found design unit 1: Register_Rx8Bits-behavioral" {  } { { "../Src/IP_UART/Register_Rx8bits.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/Register_Rx8bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Rx8Bits " "Found entity 1: Register_Rx8Bits" {  } { { "../Src/IP_UART/Register_Rx8bits.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/Register_Rx8bits.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Src/IP_UART/HexDecoder7Seg.vhd " "Can't analyze file -- file ../Src/IP_UART/HexDecoder7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1525694061091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fsm_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fsm_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Reception-structural " "Found design unit 1: FSM_Reception-structural" {  } { { "../Src/IP_UART/FSM_Reception.VHD" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Reception.VHD" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061094 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Reception " "Found entity 1: FSM_Reception" {  } { { "../Src/IP_UART/FSM_Reception.VHD" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Reception.VHD" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fsm_emission.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fsm_emission.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Emission-structural " "Found design unit 1: FSM_Emission-structural" {  } { { "../Src/IP_UART/FSM_Emission.VHD" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Emission.VHD" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061098 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Emission " "Found entity 1: FSM_Emission" {  } { { "../Src/IP_UART/FSM_Emission.VHD" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Emission.VHD" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fdiv_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fdiv_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDiv_Reception-behavioral " "Found design unit 1: FDiv_Reception-behavioral" {  } { { "../Src/IP_UART/FDiv_Reception.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FDiv_Reception.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061104 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDiv_Reception " "Found entity 1: FDiv_Reception" {  } { { "../Src/IP_UART/FDiv_Reception.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FDiv_Reception.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fdiv_emission.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fdiv_emission.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDiv_Emission-behavioral " "Found design unit 1: FDiv_Emission-behavioral" {  } { { "../Src/IP_UART/FDiv_Emission.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FDiv_Emission.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061108 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDiv_Emission " "Found entity 1: FDiv_Emission" {  } { { "../Src/IP_UART/FDiv_Emission.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FDiv_Emission.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/countermod19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/countermod19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod19-behavioral " "Found design unit 1: CounterMod19-behavioral" {  } { { "../Src/IP_UART/CounterMod19.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/CounterMod19.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061111 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod19 " "Found entity 1: CounterMod19" {  } { { "../Src/IP_UART/CounterMod19.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/CounterMod19.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/countermod12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/countermod12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod12-behavioral " "Found design unit 1: CounterMod12-behavioral" {  } { { "../Src/IP_UART/CounterMod12.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/CounterMod12.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061114 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod12 " "Found entity 1: CounterMod12" {  } { { "../Src/IP_UART/CounterMod12.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/CounterMod12.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694061114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694061114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReferenceDesign " "Elaborating entity \"ReferenceDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525694061180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIGNAL_OBSOLETE1 ReferenceDesign.vhd(99) " "Verilog HDL or VHDL warning at ReferenceDesign.vhd(99): object \"SIGNAL_OBSOLETE1\" assigned a value but never read" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525694061181 "|ReferenceDesign"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Digit1\[7..4\] ReferenceDesign.vhd(107) " "Using initial value X (don't care) for net \"Digit1\[7..4\]\" at ReferenceDesign.vhd(107)" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 107 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061181 "|ReferenceDesign"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Digit2\[7..4\] ReferenceDesign.vhd(108) " "Using initial value X (don't care) for net \"Digit2\[7..4\]\" at ReferenceDesign.vhd(108)" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 108 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061182 "|ReferenceDesign"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Digit3\[7..4\] ReferenceDesign.vhd(109) " "Using initial value X (don't care) for net \"Digit3\[7..4\]\" at ReferenceDesign.vhd(109)" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 109 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061182 "|ReferenceDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Reception UART_Reception:C0 " "Elaborating entity \"UART_Reception\" for hierarchy \"UART_Reception:C0\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "C0" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UData_Internal UART_Reception.vhd(91) " "Verilog HDL or VHDL warning at UART_Reception.vhd(91): object \"UData_Internal\" assigned a value but never read" {  } { { "../Src/IP_UART/UART_Reception.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525694061187 "|ReferenceDesign|UART_Reception:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDiv_Reception UART_Reception:C0\|FDiv_Reception:C0 " "Elaborating entity \"FDiv_Reception\" for hierarchy \"UART_Reception:C0\|FDiv_Reception:C0\"" {  } { { "../Src/IP_UART/UART_Reception.vhd" "C0" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMod19 UART_Reception:C0\|CounterMod19:C1 " "Elaborating entity \"CounterMod19\" for hierarchy \"UART_Reception:C0\|CounterMod19:C1\"" {  } { { "../Src/IP_UART/UART_Reception.vhd" "C1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Reception UART_Reception:C0\|FSM_Reception:C2 " "Elaborating entity \"FSM_Reception\" for hierarchy \"UART_Reception:C0\|FSM_Reception:C2\"" {  } { { "../Src/IP_UART/UART_Reception.vhd" "C2" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Rx8Bits UART_Reception:C0\|Register_Rx8Bits:C3 " "Elaborating entity \"Register_Rx8Bits\" for hierarchy \"UART_Reception:C0\|Register_Rx8Bits:C3\"" {  } { { "../Src/IP_UART/UART_Reception.vhd" "C3" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Emission UART_Emission:C1 " "Elaborating entity \"UART_Emission\" for hierarchy \"UART_Emission:C1\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "C1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDiv_Emission UART_Emission:C1\|FDiv_Emission:C0 " "Elaborating entity \"FDiv_Emission\" for hierarchy \"UART_Emission:C1\|FDiv_Emission:C0\"" {  } { { "../Src/IP_UART/UART_Emission.vhd" "C0" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMod12 UART_Emission:C1\|CounterMod12:C1 " "Elaborating entity \"CounterMod12\" for hierarchy \"UART_Emission:C1\|CounterMod12:C1\"" {  } { { "../Src/IP_UART/UART_Emission.vhd" "C1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Emission UART_Emission:C1\|FSM_Emission:C2 " "Elaborating entity \"FSM_Emission\" for hierarchy \"UART_Emission:C1\|FSM_Emission:C2\"" {  } { { "../Src/IP_UART/UART_Emission.vhd" "C2" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Tx10Bits UART_Emission:C1\|Register_Tx10Bits:C3 " "Elaborating entity \"Register_Tx10Bits\" for hierarchy \"UART_Emission:C1\|Register_Tx10Bits:C3\"" {  } { { "../Src/IP_UART/UART_Emission.vhd" "C3" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TELEMETRE_ULTRASON TELEMETRE_ULTRASON:C2 " "Elaborating entity \"TELEMETRE_ULTRASON\" for hierarchy \"TELEMETRE_ULTRASON:C2\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "C2" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDiv_Trigger TELEMETRE_ULTRASON:C2\|FDiv_Trigger:C1 " "Elaborating entity \"FDiv_Trigger\" for hierarchy \"TELEMETRE_ULTRASON:C2\|FDiv_Trigger:C1\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDiv_Echo TELEMETRE_ULTRASON:C2\|FDiv_Echo:C2 " "Elaborating entity \"FDiv_Echo\" for hierarchy \"TELEMETRE_ULTRASON:C2\|FDiv_Echo:C2\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C2" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDiv_Timeout TELEMETRE_ULTRASON:C2\|FDiv_Timeout:C3 " "Elaborating entity \"FDiv_Timeout\" for hierarchy \"TELEMETRE_ULTRASON:C2\|FDiv_Timeout:C3\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C3" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_TRIGGER TELEMETRE_ULTRASON:C2\|FSM_TRIGGER:C4 " "Elaborating entity \"FSM_TRIGGER\" for hierarchy \"TELEMETRE_ULTRASON:C2\|FSM_TRIGGER:C4\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C4" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ECHO TELEMETRE_ULTRASON:C2\|FSM_ECHO:C5 " "Elaborating entity \"FSM_ECHO\" for hierarchy \"TELEMETRE_ULTRASON:C2\|FSM_ECHO:C5\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C5" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DistanceCounter TELEMETRE_ULTRASON:C2\|DistanceCounter:C8 " "Elaborating entity \"DistanceCounter\" for hierarchy \"TELEMETRE_ULTRASON:C2\|DistanceCounter:C8\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C8" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO_Register TELEMETRE_ULTRASON:C2\|PIPO_Register:C6 " "Elaborating entity \"PIPO_Register\" for hierarchy \"TELEMETRE_ULTRASON:C2\|PIPO_Register:C6\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C6" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Seg TELEMETRE_ULTRASON:C2\|Display7Seg:C7 " "Elaborating entity \"Display7Seg\" for hierarchy \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\"" {  } { { "../Src/TelemetreUs/Telemetre_Ultrason.vhdl" "C7" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Seg TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Decoder7Seg:C0 " "Elaborating entity \"Decoder7Seg\" for hierarchy \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Decoder7Seg:C0\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "C0" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_SERIAL_TX FSM_SERIAL_TX:C3 " "Elaborating entity \"FSM_SERIAL_TX\" for hierarchy \"FSM_SERIAL_TX:C3\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "C3" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Trigger FSM_Serial_Tx.vhd(101) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(101): signal \"Trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525694061254 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count FSM_Serial_Tx.vhd(108) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(108): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525694061254 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_In FSM_Serial_Tx.vhd(132) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(132): signal \"TxData_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525694061254 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_In FSM_Serial_Tx.vhd(136) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(136): signal \"TxData_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525694061254 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Trigger FSM_Serial_Tx.vhd(143) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(143): signal \"Trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525694061254 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FS FSM_Serial_Tx.vhd(94) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(94): inferring latch(es) for signal or variable \"FS\", which holds its previous value in one or more paths through the process" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525694061255 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TxData_In FSM_Serial_Tx.vhd(94) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(94): inferring latch(es) for signal or variable \"TxData_In\", which holds its previous value in one or more paths through the process" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525694061255 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_Out FSM_Serial_Tx.vhd(94) " "VHDL Process Statement warning at FSM_Serial_Tx.vhd(94): inferring latch(es) for signal or variable \"Data_Out\", which holds its previous value in one or more paths through the process" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525694061255 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[0\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[0\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061255 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[1\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[1\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061255 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[2\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[2\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[3\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[3\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[4\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[4\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[5\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[5\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[6\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[6\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[7\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"Data_Out\[7\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[0\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[0\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[1\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[1\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[2\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[2\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061256 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[3\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[3\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[4\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[4\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[5\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[5\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[6\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[6\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxData_In\[7\] FSM_Serial_Tx.vhd(94) " "Inferred latch for \"TxData_In\[7\]\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FS.Finish FSM_Serial_Tx.vhd(94) " "Inferred latch for \"FS.Finish\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FS.Hold FSM_Serial_Tx.vhd(94) " "Inferred latch for \"FS.Hold\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FS.Transfer FSM_Serial_Tx.vhd(94) " "Inferred latch for \"FS.Transfer\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FS.Idle FSM_Serial_Tx.vhd(94) " "Inferred latch for \"FS.Idle\" at FSM_Serial_Tx.vhd(94)" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525694061257 "|ReferenceDesign|FSM_SERIAL_TX:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMod6 FSM_SERIAL_TX:C3\|CounterMod6:C1 " "Elaborating entity \"CounterMod6\" for hierarchy \"FSM_SERIAL_TX:C3\|CounterMod6:C1\"" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "C1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694061281 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Mod0\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "Mod0" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694061961 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Mod1\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "Mod1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694061961 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Div0\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "Div0" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694061961 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Mod2\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "Mod2" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694061961 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|Div1\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "Div1" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694061961 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1525694061961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod0\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694062000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod0 " "Instantiated megafunction \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062000 ""}  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525694062000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_48m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_48m " "Found entity 1: lpm_divide_48m" {  } { { "db/lpm_divide_48m.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/lpm_divide_48m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod1\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694062234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod1 " "Instantiated megafunction \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062235 ""}  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525694062235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div0\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694062250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div0 " "Instantiated megafunction \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062250 ""}  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525694062250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fem " "Found entity 1: lpm_divide_fem" {  } { { "db/lpm_divide_fem.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/lpm_divide_fem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod2\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694062378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod2 " "Instantiated megafunction \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062378 ""}  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525694062378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div1\"" {  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694062393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div1 " "Instantiated megafunction \"TELEMETRE_ULTRASON:C2\|Display7Seg:C7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525694062393 ""}  } { { "../Src/TelemetreUs/Display7Seg.vhdl" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525694062393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iem " "Found entity 1: lpm_divide_iem" {  } { { "db/lpm_divide_iem.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/lpm_divide_iem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/alt_u_div_q2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525694062485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525694062485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[0\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|FS.Transfer_310 " "Latch FSM_SERIAL_TX:C3\|FS.Transfer_310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|PS.Hold " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|PS.Hold" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[1\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|FS.Finish_286 " "Latch FSM_SERIAL_TX:C3\|FS.Finish_286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|PS.Transfer " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|PS.Transfer" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[2\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|FS.Hold_298 " "Latch FSM_SERIAL_TX:C3\|FS.Hold_298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|PS.Transfer " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|PS.Transfer" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[3\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062913 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[4\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062914 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[5\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062914 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SERIAL_TX:C3\|TxData_In\[6\] " "Latch FSM_SERIAL_TX:C3\|TxData_In\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525694062914 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525694062914 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525694066555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525694066865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694066865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[0\] " "No output dependent on input pin \"TxData_In\[0\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[1\] " "No output dependent on input pin \"TxData_In\[1\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[2\] " "No output dependent on input pin \"TxData_In\[2\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[3\] " "No output dependent on input pin \"TxData_In\[3\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[4\] " "No output dependent on input pin \"TxData_In\[4\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[5\] " "No output dependent on input pin \"TxData_In\[5\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[6\] " "No output dependent on input pin \"TxData_In\[6\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TxData_In\[7\] " "No output dependent on input pin \"TxData_In\[7\]\"" {  } { { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525694067031 "|ReferenceDesign|TxData_In[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1525694067031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1434 " "Implemented 1434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525694067032 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525694067032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1399 " "Implemented 1399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525694067032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525694067032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525694067088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 13:54:27 2018 " "Processing ended: Mon May 07 13:54:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525694067088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525694067088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525694067088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525694067088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525694068310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525694068311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 13:54:27 2018 " "Processing started: Mon May 07 13:54:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525694068311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525694068311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525694068311 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525694068408 ""}
{ "Info" "0" "" "Project  = IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Project  = IP_UART_ET_TELEMETRE_US" 0 0 "Fitter" 0 0 1525694068409 ""}
{ "Info" "0" "" "Revision = IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Revision = IP_UART_ET_TELEMETRE_US" 0 0 "Fitter" 0 0 1525694068409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525694068538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IP_UART_ET_TELEMETRE_US EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"IP_UART_ET_TELEMETRE_US\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525694068553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525694068582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525694068582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525694068678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525694068689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525694069270 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525694069270 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525694069270 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 3102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525694069273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 3103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525694069273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 3104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525694069273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525694069273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 35 " "No exact pin location assignment(s) for 8 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[0\] " "Pin TxData_In\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[0] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[1\] " "Pin TxData_In\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[1] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[2\] " "Pin TxData_In\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[2] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[3\] " "Pin TxData_In\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[3] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[4\] " "Pin TxData_In\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[4] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[5\] " "Pin TxData_In\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[5] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[6\] " "Pin TxData_In\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[6] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxData_In\[7\] " "Pin TxData_In\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TxData_In[7] } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxData_In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525694069327 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1525694069327 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1525694069530 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IP_UART_ET_TELEMETRE_US.sdc " "Synopsys Design Constraints File file not found: 'IP_UART_ET_TELEMETRE_US.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525694069531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525694069532 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525694069544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_SERIAL_TX:C3\|PS.Transfer " "Destination node FSM_SERIAL_TX:C3\|PS.Transfer" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|PS.Transfer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_SERIAL_TX:C3\|PS.Idle " "Destination node FSM_SERIAL_TX:C3\|PS.Idle" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|PS.Idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\] " "Destination node FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[2\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[3\] " "Destination node FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[3\]" {  } { { "../Src/ReferenceDesign/CounterMod6.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_SERIAL_TX:C3\|PS.Hold " "Destination node FSM_SERIAL_TX:C3\|PS.Hold" {  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|PS.Hold } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Emission:C1\|FSM_Emission:C2\|TxEnd " "Destination node UART_Emission:C1\|FSM_Emission:C2\|TxEnd" {  } { { "../Src/IP_UART/FSM_Emission.VHD" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Emission.VHD" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_Emission:C1|FSM_Emission:C2|TxEnd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525694069620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525694069620 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "../Src/ReferenceDesign/ReferenceDesign.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525694069620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_SERIAL_TX:C3\|Data_Out~2  " "Automatically promoted node FSM_SERIAL_TX:C3\|Data_Out~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525694069621 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|Data_Out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 2572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525694069621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_SERIAL_TX:C3\|TxData_In\[0\]~0  " "Automatically promoted node FSM_SERIAL_TX:C3\|TxData_In\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525694069622 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 94 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|TxData_In[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 2628 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525694069622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_SERIAL_TX:C3\|Selector5~1  " "Automatically promoted node FSM_SERIAL_TX:C3\|Selector5~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525694069622 ""}  } { { "../Src/ReferenceDesign/FSM_Serial_Tx.vhd" "" { Text "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_SERIAL_TX:C3|Selector5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 0 { 0 ""} 0 2745 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525694069622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525694069799 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525694069800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525694069801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525694069803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525694069804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525694069805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525694069805 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525694069807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525694069807 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1525694069808 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525694069808 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 8 0 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1525694069811 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1525694069811 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525694069811 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 61 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 16 43 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525694069812 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1525694069812 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525694069812 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[0\] " "Node \"DigitSS4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[1\] " "Node \"DigitSS4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[2\] " "Node \"DigitSS4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[3\] " "Node \"DigitSS4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[4\] " "Node \"DigitSS4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[5\] " "Node \"DigitSS4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DigitSS4\[6\] " "Node \"DigitSS4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitSS4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[0\] " "Node \"HexDigit\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[1\] " "Node \"HexDigit\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[2\] " "Node \"HexDigit\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[3\] " "Node \"HexDigit\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[4\] " "Node \"HexDigit\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[5\] " "Node \"HexDigit\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HexDigit\[6\] " "Node \"HexDigit\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HexDigit\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Trigger " "Node \"Trigger\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trigger" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1525694069835 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525694069835 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525694069836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525694072044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525694072827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525694072840 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525694076128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525694076128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525694076317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525694078016 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525694078016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525694079113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525694079115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525694079115 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525694079144 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525694079148 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxDatum_Out 0 " "Pin \"TxDatum_Out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[0\] 0 " "Pin \"DigitSS1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[1\] 0 " "Pin \"DigitSS1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[2\] 0 " "Pin \"DigitSS1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[3\] 0 " "Pin \"DigitSS1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[4\] 0 " "Pin \"DigitSS1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[5\] 0 " "Pin \"DigitSS1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS1\[6\] 0 " "Pin \"DigitSS1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[0\] 0 " "Pin \"DigitSS2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[1\] 0 " "Pin \"DigitSS2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[2\] 0 " "Pin \"DigitSS2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[3\] 0 " "Pin \"DigitSS2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[4\] 0 " "Pin \"DigitSS2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[5\] 0 " "Pin \"DigitSS2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS2\[6\] 0 " "Pin \"DigitSS2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[0\] 0 " "Pin \"DigitSS3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[1\] 0 " "Pin \"DigitSS3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[2\] 0 " "Pin \"DigitSS3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[3\] 0 " "Pin \"DigitSS3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[4\] 0 " "Pin \"DigitSS3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[5\] 0 " "Pin \"DigitSS3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigitSS3\[6\] 0 " "Pin \"DigitSS3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Pulse 0 " "Pin \"Pulse\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525694079188 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1525694079188 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525694079524 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525694079582 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525694079957 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525694080326 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525694080379 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525694080380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/output_files/IP_UART_ET_TELEMETRE_US.fit.smsg " "Generated suppressed messages file C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/output_files/IP_UART_ET_TELEMETRE_US.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525694080555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525694080961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 13:54:40 2018 " "Processing ended: Mon May 07 13:54:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525694080961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525694080961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525694080961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525694080961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525694082034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525694082035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 13:54:41 2018 " "Processing started: Mon May 07 13:54:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525694082035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525694082035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525694082035 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525694083521 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525694083592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525694084430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 13:54:44 2018 " "Processing ended: Mon May 07 13:54:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525694084430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525694084430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525694084430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525694084430 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525694085033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525694085555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525694085555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 13:54:45 2018 " "Processing started: Mon May 07 13:54:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525694085555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525694085555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US " "Command: quartus_sta IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525694085556 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525694085645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525694085825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525694085857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525694085857 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1525694085986 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IP_UART_ET_TELEMETRE_US.sdc " "Synopsys Design Constraints File file not found: 'IP_UART_ET_TELEMETRE_US.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1525694086015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525694086015 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " "create_clock -period 1.000 -name FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM_SERIAL_TX:C3\|PS.Finish FSM_SERIAL_TX:C3\|PS.Finish " "create_clock -period 1.000 -name FSM_SERIAL_TX:C3\|PS.Finish FSM_SERIAL_TX:C3\|PS.Finish" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086022 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086022 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525694086027 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1525694086039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525694086051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.185 " "Worst-case setup slack is -56.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.185      -224.478 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]  " "  -56.185      -224.478 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.883      -265.432 Clk  " "   -2.883      -265.432 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053        -2.812 FSM_SERIAL_TX:C3\|PS.Finish  " "   -1.053        -2.812 FSM_SERIAL_TX:C3\|PS.Finish " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525694086054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.576 " "Worst-case hold slack is -3.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.576       -18.074 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]  " "   -3.576       -18.074 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.528        -6.902 Clk  " "   -2.528        -6.902 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137         0.000 FSM_SERIAL_TX:C3\|PS.Finish  " "    0.137         0.000 FSM_SERIAL_TX:C3\|PS.Finish " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525694086060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525694086068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525694086073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -162.380 Clk  " "   -1.380      -162.380 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]  " "    0.500         0.000 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 FSM_SERIAL_TX:C3\|PS.Finish  " "    0.500         0.000 FSM_SERIAL_TX:C3\|PS.Finish " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525694086077 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525694086671 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1525694086673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525694086716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.071 " "Worst-case setup slack is -24.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.071       -93.578 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]  " "  -24.071       -93.578 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785       -45.109 Clk  " "   -0.785       -45.109 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 FSM_SERIAL_TX:C3\|PS.Finish  " "    0.179         0.000 FSM_SERIAL_TX:C3\|PS.Finish " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525694086734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.913 " "Worst-case hold slack is -1.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.913       -11.148 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]  " "   -1.913       -11.148 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573        -4.559 Clk  " "   -1.573        -4.559 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007         0.000 FSM_SERIAL_TX:C3\|PS.Finish  " "    0.007         0.000 FSM_SERIAL_TX:C3\|PS.Finish " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525694086749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525694086760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525694086773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -162.380 Clk  " "   -1.380      -162.380 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\]  " "    0.500         0.000 FSM_SERIAL_TX:C3\|CounterMod6:C1\|Count_Internal\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 FSM_SERIAL_TX:C3\|PS.Finish  " "    0.500         0.000 FSM_SERIAL_TX:C3\|PS.Finish " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525694086787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525694086787 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525694087606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525694087783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525694087784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525694087982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 13:54:47 2018 " "Processing ended: Mon May 07 13:54:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525694087982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525694087982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525694087982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525694087982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525694089142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525694089142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 13:54:48 2018 " "Processing started: Mon May 07 13:54:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525694089142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525694089142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525694089142 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "IP_UART_ET_TELEMETRE_US.vho\", \"IP_UART_ET_TELEMETRE_US_fast.vho IP_UART_ET_TELEMETRE_US_vhd.sdo IP_UART_ET_TELEMETRE_US_vhd_fast.sdo C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/simulation/modelsim/ simulation " "Generated files \"IP_UART_ET_TELEMETRE_US.vho\", \"IP_UART_ET_TELEMETRE_US_fast.vho\", \"IP_UART_ET_TELEMETRE_US_vhd.sdo\" and \"IP_UART_ET_TELEMETRE_US_vhd_fast.sdo\" in directory \"C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1525694090265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525694090333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 13:54:50 2018 " "Processing ended: Mon May 07 13:54:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525694090333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525694090333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525694090333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525694090333 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525694090970 ""}
