Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 20 18:13:55 2020
| Host         : Egist running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_safe2_control_sets_placed.rpt
| Design       : digital_safe2
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           38 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------+------------------+----------------+
|  alert                    |               |                  |                1 |              1 |
|  alert_reg_i_1_n_0        |               |                  |                1 |              1 |
|  err1_reg[2]_i_2_n_0      |               |                  |                1 |              3 |
|  nextstate_reg[4]_i_2_n_0 |               |                  |                2 |              5 |
|  D1_reg[8]_i_2_n_0        |               |                  |                3 |              9 |
|  D3_reg[8]_i_1_n_0        |               |                  |                3 |              9 |
|  D4_reg[8]_i_2_n_0        |               |                  |                3 |              9 |
|  D2_reg[8]_i_2_n_0        |               |                  |                3 |              9 |
|  P4_reg[8]_i_1_n_0        |               |                  |                4 |              9 |
|  P1_reg[8]_i_1_n_0        |               |                  |                4 |              9 |
|  P3_reg[8]_i_1_n_0        |               |                  |                4 |              9 |
|  P2_reg[8]_i_1_n_0        |               |                  |                4 |              9 |
|  clock100MHZ_IBUF_BUFG    |               |                  |                5 |             10 |
|  clock100MHZ_IBUF_BUFG    |               | reset_IBUF       |                5 |             20 |
|  clock100MHZ_IBUF_BUFG    |               | r_TOGGLE_10HZ    |                6 |             22 |
+---------------------------+---------------+------------------+------------------+----------------+


