<?xml version="1.0"?>
<technology>
  <library>
    <name>module_lib</name>
    <cell>
        <name>top1</name>
        <operation operation_name="top1" bounded="0"/>
        <circuit>
            <component_o id="top1">
                <description>top2 IP</description>
                <copyright>foo</copyright>
                <authors>foo</authors>
                <license>foo</license>
                <structural_type_descriptor id_type="top2"/>
                <port_o id="clock" dir="IN" is_clock="1">
                    <structural_type_descriptor type="BOOL" size="1"/>
                </port_o>
                <port_o id="reset" dir="IN">
                    <structural_type_descriptor type="BOOL" size="1"/>
                </port_o>
                <port_o id="start_port" dir="IN">
                    <structural_type_descriptor type="BOOL" size="1"/>
                    <connected_objects/>
                </port_o>
                <port_o id="a" dir="IN">
                    <structural_type_descriptor type="INT" size="32"/>
                    <connected_objects/>    
                </port_o>
                <port_o id="b" dir="IN">
                    <structural_type_descriptor type="INT" size="32"/>
                    <connected_objects/>
                </port_o>
                <port_o id="done_port" dir="OUT">
                    <structural_type_descriptor type="BOOL" size="1"/>
                    <connected_objects/>
                </port_o>
                <port_o id="return_port" dir="OUT">
                    <structural_type_descriptor type="UINT" size="32"/>
                    <connected_objects/>   
                </port_o>
            <NP_functionality LIBRARY="top1 " VERILOG_FILE_PROVIDED="top1.v"/>         
            </component_o>
        </circuit>
    </cell>
  </library>
</technology>
