\documentclass{my_resume}
\usepackage{longtable}
\usepackage{hyperref}
\usepackage[8pt]{extsizes}
\usepackage[letterpaper, margin=0.25in]{geometry}
\usepackage{enumitem}
\usepackage[table]{xcolor}

\thispagestyle{empty}
\input{contactinfo}

\definecolor{lightgray}{gray}{0.9}
\begin{document}

\contact{Kelvin Ly}{kelvin.ly1618@gmail.com, \myphonenumber, Pembroke Pines, FL}

\education{University of Central Florida}{2016-2018}
    {MS, Computer Engineering}{3.944}
\education{University of Central Florida}{2011-2015}
	{BS, Electrical Engineering}{3.905, Magna Cum Laude}

\section{Objectives}
To begin and pursue a career in electrical engineering or firmware engineering

\section{Skills}
\begin{itemize}[noitemsep]
    \item Professional experience in electronics design (mostly \textbf{mixed signal/digital}, a little RF), \textbf{PCB layout} (KiCad, Altium Designer)
    \item Some experience with \textbf{analog filter design}, \textbf{digital signal processing}, \textbf{image processing} (\textbf{CUDA} interoperating with \textbf{OpenCV})
    \item Hobbyist level \textbf{PCB assembly, reflow, and rework}, \textbf{SPICE circuit modeling}, and reverse engineering (hardware and firmware)
    \item Some familiarity with \textbf{I2C}, \textbf{SPI}, \textbf{UART}, \textbf{CAN}, \textbf{SDIO}, \textbf{Ethernet}(10BASE-T), \textbf{on-off keying}, \textbf{PCM}, \textbf{802.11a/b}, \textbf{MIPI CSI}, \textbf{parallel camera interface}, \textbf{JESD204}, \textbf{SerDes}, \textbf{AMBA/AXI}, \textbf{DDR1}, \textbf{SPI Flash}, \textbf{Bluetooth Low Energy}, \textbf{USB 1.0}
    \item Familiarity with \textbf{nRF52}, \textbf{MSP430}, \textbf{PIC12}, \textbf{ATTiny/ATMega}, \textbf{SAM D09} microcontrollers
    \item Implemented \textbf{I2C}, \textbf{SPI}, \textbf{UART}, \textbf{PWM}, \textbf{VGA}, \textbf{Ethernet RMII}, \textbf{Wishbone} interfaces on FPGA logic (\textbf{Lattice}, \textbf{Xilinx}, \textbf{Altera})
    \item Fluent in \textbf{C99}, \textbf{C++14}, \textbf{Python 2/3}, \textbf{Go}, \textbf{Verilog}
    \item Working knowledge of \textbf{x86}/\textbf{x64}/\textbf{MIPS}/\textbf{MSP430} assembly, \textbf{Java}, \textbf{LaTeX}, \textbf{MATLAB}, \textbf{Multisim}, \textbf{Xilinx ISE/Vivado}, \textbf{VHDL}, \textbf{Linux} (scripting and low-level userland programming, some kernel module programming), \textbf{JTAG/SWD}, \textbf{TCL}
    % \item GitHub user: \url{https://github.com/cactorium}
\end{itemize}

\section{Professional Experience}
\datedsubsection{\textbf{STERIS IMS} Electrical Engineer, Cooper City FL}{May 2018 - present}
\begin{flushleft}
  \begin{itemize}[noitemsep]
  \item Created \textbf{PCB designs}, \textbf{layouts}, sourced parts, and \textbf{assembled and tested} PCBs to create reproducible and manufacturable designs, including some \textbf{flexible PCBs}
  \item Developed \textbf{firmware} and \textbf{support software} for devices and prototype designs as needed, including work in \textbf{image processing} using \textbf{OpenCV}, and \textbf{IMU sensor fusion} using industry-standard \textbf{Madgwick filter}
  \item Tested devices to ensure compliance with \textbf{IEC60601} and other standards
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{Cassina Technologies} Software Engineer, Cooper City FL}{October 2018 - present}
\begin{flushleft}
  \begin{itemize}[noitemsep]
  \item Developed \textbf{firmware} for Bluetooth LE-based device and designed \textbf{Bluetooth LE application level communication protocols} to use in device
  \item Developed \textbf{Android app} to interface with and to control Bluetooth LE-based device
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{Fluorometric Instruments} Design Engineer, Orlando FL}{September 2017 - present}
\begin{flushleft}
  \begin{itemize}[noitemsep]
  \item \textbf{Designed PCBs} part time for oxygen sensors, allowing client to test manufacturable products
  \item Created \textbf{designs}, \textbf{layouts}, sourced parts, and \textbf{assembled and tested} PCBs to create reproducible and manufacturable designs
  \item Developed \textbf{firmware} and \textbf{support software} for devices as needed
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{University of Central Florida} Undergraduate/Graduate Researcher, Orlando Fl}
    {November 2015 - May 2018}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Researched defenses and attack mitigations for the \textbf{Internet of Things}, producing four publications and one book chapter
  \item \textbf{Designed and assembled PCBs} for the lab, producing tools and prototypes for a wide variety of projects
  \begin{itemize}[noitemsep]
    \item Built mixed-signal or digital designs incorporating \textbf{Texas Instruments}, \textbf{Expressif}, and \textbf{Atmel} microcontrollers
    % \item Currently designing a simple Doppler \textbf{2.45 GHz radar system} to provide a physical model for a labmate's project
    \item Designed \textbf{architecture and IP cores} for \textbf{Nexys 4 Artix-7 FPGA} to \textbf{transceive Ethernet packets} and \textbf{crack homomorphic encryption} as part of our second place entry in \textbf{NYU CSAW ESC '15}
    \item Designed IP cores in \textbf{Verilog} to patch \textbf{OpenRISC processor core} as part of our winning entry in \textbf{NYU CSAW ESC '16}
  \end{itemize}
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{University of Central Florida} Undergraduate Researcher, Orlando FL}
	{December 2014 - March 2015}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Studied \textbf{feature extraction} from EEG data, implementing \textbf{SSVEP frequency detection} that was later used in senior design project
  \item Maintained and repaired \textbf{RAVEN II} medical robot running on \textbf{ROS robotics framework}, restoring it to operation and allowing its use under a new team in current research projects
\end{itemize}
\end{flushleft}
\section{Internships}
\datedsubsection{\textbf{IBM} Extreme Blue Intern, RTP NC}{May 2015 - August 2015}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Developed \textbf{on-disk encryption} for \textbf{IBM Connections}, creating a roadmap of design pitfalls for IBM's teams to work off of
  \item Implemented project in \textbf{JavaScript and Node.js}, with patches to existing \textbf{Java} and \textbf{Python} code and libraries, successfully providing encrypted context access and search indexing
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{Google} Software Engineer Intern, Chapel Hill NC}{May 2014 - August 2014}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Patched existing benchmarking code for Skia rendering engine, allowing collection of gigabytes of data per day into a single database
  \item Contributed code in \textbf{C++}, \textbf{Python} and \textbf{Go} to create actionable visualizations of benchmarking data, fulfilling Skia team's recommendations
\end{itemize}
\end{flushleft}
\section{Notable Projects}
\rowcolors{1}{}{lightgray}
\begin{longtable}{p{0.18\columnwidth} | p{0.16\columnwidth}  | p{0.16\columnwidth} | p{0.16\columnwidth} | p{0.16\columnwidth}}
  Project & Software/FPGA & Analog/RF & DSP/Control & Power/Misc \\
  \hline
  Closed loop galvanometer (WIP) & - & Analog feedback loop using \textbf{capacitively sensed position} & Tunable PID loop for feedback & - \\
  Reflow oven from toaster (WIP) & \textbf{PID controller} using \textbf{MSP430 MCU} & Temperature reading using thermocouple & - & Mains isolation from controller, \textbf{zero-crossing gate driver}, housing design with emphasis on thermal insulation and even heating \\
  Guitar looper effects pedal (WIP) & FPGA logic for communicating with \textbf{DDR1 DRAM}, custom ADC and DAC & Simple passive filtering, discrete ADC design & \textbf{Second order $\Sigma - \Delta$ ADC design}, simple \textbf{FIR filtering}, DAC implemented on FPGA using \textbf{PDM} (pulse density modulation) & - \\
  915 MHz 1 Mbps discrete RF transceiver (WIP) & Signal processing \textbf{implemented on FPGA} & Half duplex \textbf{direct conversion IQ modulation/demodulation} using \textbf{discrete diode ring mixer}, multiple \textbf{VGA stages}, discrete \textbf{power amplifier design} & \textbf{Error correction}, \textbf{AGC}, and packet decoding \textbf{implemented on FPGA} & Multi-board design \\
  Capacitive linear encoder (rev. 3, WIP) & Bare metal ARM coded in C for \textbf{Microchip SAM D09} & Common mode noise reduction using differential signal along with \textbf{5th order Butterworth active filter} & Same as before & Use of cheaper op amps based on better \textbf{noise analysis} \\
  Sensorless brushless DC motor driver for RC plane (WIP) & \textbf{FOC} using \textbf{Lattice iCE40 FPGA} driving \textbf{TI DRV8353} gate driver & - & \textbf{State observer} and \textbf{FOC implemented on FPGA} & Layout designed for high current, space for heatsinking for MOSFETs \\
  Visible light transmitter and receiver & Bare metal ARM coded in C, using USB peripheral for data transfer, \textbf{MSP430}-based transmitter, signal processing code written in Python & \textbf{Transimpedance photodiode front end} with several stages of \textbf{variable gain amplifiers} and \textbf{active bandpass filtering} & \textbf{Cortas phase lock loop}, software-controlled \textbf{AGC}, \textbf{BPSK demodulation} with CRC checksum, \textbf{PID-based} automatic gain control & \textbf{Space-constrained, low power} transmitter design with \textbf{capacitive-touch} buttons, \textbf{IMU} for position sensing \\
  RF broadband attenuator blocks & - & \textbf{RF layout}, routing taper design to transition from SMA connector to coplanar waveguide on two-layer FR4 & - & (WIP) Aluminum housing to reduce RF emissions \\
  144 MHz Yagi-Uda antenna with \textbf{discrete LNA} & LNA designed using \textbf{Jupyter Notebook}, implemented noise calculation code for \texttt{scikit-rf} & Infineon BFU520 based LNA, \textbf{L-matching networks} designed using \textbf{VNA measurements}, \textbf{antenna tuning and characterization} using modified TinyVNA & - & Modified TinyVNA to have lower output power to avoid saturating BFU520 during measurements \\
  Universal motor controller board & - & - & - & Four \textbf{half H-bridges} using DI DGD0506A MOSFET gate drivers \\
  Capacitive linear encoder (rev. 1/2) & \textbf{Bare metal} ARM coded in C for \textbf{STM32F070C5T6} & High impedance, low noise front end followed by cascaded \textbf{active low pass filters} into ADC driver & Computationally efficient digital filtering to remove harmonics and \textbf{phase shift calculation} using \textbf{CORDIC} & - \\
  Lunar Knights robotics team software lead (UCF) for NASA Mars Rover Competition & Software written in C++ using \textbf{ROS framework} using NVIDIA Jetson TX2, \textbf{autonomous navigation and teleoperation} & - & \textbf{PID tuning} for wheels and digging arm & \textbf{Mitigated noise} on digging arm position potentiometers, wrote code to interface with \textbf{CAN-based motor controller} \\
  Mind-controlled wheelchair, senior design project (UCF) & Wheelchair controls implemented on \textbf{Raspberry Pi 3} in \textbf{Python 3} & - & \textbf{Feature extraction} from electrodes on scalp, based on steady state visually evoked potential (SSVEP) & Designed \textbf{laser cut} joystick gimbal
\end{longtable}
\end{document}
