<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p347" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_347{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_347{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_347{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_347{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_347{left:165px;bottom:1022px;letter-spacing:-0.15px;}
#t6_347{left:236px;bottom:1022px;letter-spacing:-0.11px;}
#t7_347{left:236px;bottom:1005px;letter-spacing:-0.11px;}
#t8_347{left:236px;bottom:988px;letter-spacing:-0.11px;}
#t9_347{left:236px;bottom:972px;letter-spacing:-0.11px;}
#ta_347{left:236px;bottom:955px;letter-spacing:-0.12px;}
#tb_347{left:165px;bottom:930px;letter-spacing:-0.16px;}
#tc_347{left:236px;bottom:930px;letter-spacing:-0.11px;}
#td_347{left:236px;bottom:914px;letter-spacing:-0.11px;}
#te_347{left:236px;bottom:897px;letter-spacing:-0.11px;}
#tf_347{left:236px;bottom:880px;letter-spacing:-0.11px;}
#tg_347{left:236px;bottom:863px;letter-spacing:-0.11px;}
#th_347{left:236px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#ti_347{left:236px;bottom:830px;letter-spacing:-0.12px;}
#tj_347{left:236px;bottom:813px;letter-spacing:-0.12px;}
#tk_347{left:165px;bottom:788px;letter-spacing:-0.16px;}
#tl_347{left:236px;bottom:788px;letter-spacing:-0.12px;}
#tm_347{left:236px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#tn_347{left:236px;bottom:755px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#to_347{left:236px;bottom:738px;letter-spacing:-0.12px;}
#tp_347{left:236px;bottom:721px;letter-spacing:-0.11px;}
#tq_347{left:255px;bottom:687px;letter-spacing:-0.12px;}
#tr_347{left:386px;bottom:687px;letter-spacing:-0.13px;}
#ts_347{left:605px;bottom:687px;letter-spacing:-0.12px;}
#tt_347{left:255px;bottom:671px;letter-spacing:-0.13px;}
#tu_347{left:386px;bottom:671px;letter-spacing:-0.11px;}
#tv_347{left:605px;bottom:671px;}
#tw_347{left:255px;bottom:654px;letter-spacing:-0.05px;}
#tx_347{left:386px;bottom:654px;letter-spacing:-0.12px;}
#ty_347{left:605px;bottom:654px;}
#tz_347{left:255px;bottom:637px;letter-spacing:-0.05px;}
#t10_347{left:386px;bottom:637px;letter-spacing:-0.12px;}
#t11_347{left:605px;bottom:637px;}
#t12_347{left:255px;bottom:620px;letter-spacing:-0.05px;}
#t13_347{left:386px;bottom:620px;letter-spacing:-0.09px;}
#t14_347{left:605px;bottom:620px;}
#t15_347{left:255px;bottom:603px;letter-spacing:-0.05px;}
#t16_347{left:386px;bottom:603px;letter-spacing:-0.1px;}
#t17_347{left:605px;bottom:603px;}
#t18_347{left:255px;bottom:587px;letter-spacing:-0.05px;}
#t19_347{left:386px;bottom:587px;letter-spacing:-0.13px;}
#t1a_347{left:605px;bottom:587px;}
#t1b_347{left:255px;bottom:570px;letter-spacing:-0.14px;}
#t1c_347{left:386px;bottom:570px;letter-spacing:-0.12px;}
#t1d_347{left:605px;bottom:570px;letter-spacing:-0.1px;}
#t1e_347{left:254px;bottom:548px;letter-spacing:-0.12px;}
#t1f_347{left:236px;bottom:515px;letter-spacing:-0.12px;}
#t1g_347{left:165px;bottom:490px;letter-spacing:-0.15px;}
#t1h_347{left:236px;bottom:490px;letter-spacing:-0.11px;}
#t1i_347{left:236px;bottom:474px;letter-spacing:-0.11px;}
#t1j_347{left:236px;bottom:449px;letter-spacing:-0.16px;}
#t1k_347{left:236px;bottom:432px;letter-spacing:-0.12px;}
#t1l_347{left:236px;bottom:415px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1m_347{left:236px;bottom:399px;letter-spacing:-0.12px;}
#t1n_347{left:236px;bottom:382px;letter-spacing:-0.11px;}
#t1o_347{left:165px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_347{left:103px;bottom:333px;letter-spacing:-0.16px;}
#t1q_347{left:165px;bottom:333px;letter-spacing:-0.16px;}
#t1r_347{left:236px;bottom:333px;letter-spacing:-0.12px;}
#t1s_347{left:165px;bottom:309px;letter-spacing:-0.15px;}
#t1t_347{left:236px;bottom:309px;letter-spacing:-0.12px;}
#t1u_347{left:236px;bottom:292px;letter-spacing:-0.12px;}
#t1v_347{left:236px;bottom:275px;letter-spacing:-0.12px;}
#t1w_347{left:236px;bottom:258px;letter-spacing:-0.11px;}
#t1x_347{left:236px;bottom:241px;letter-spacing:-0.12px;}
#t1y_347{left:165px;bottom:217px;letter-spacing:-0.16px;}
#t1z_347{left:236px;bottom:217px;letter-spacing:-0.12px;}
#t20_347{left:165px;bottom:192px;letter-spacing:-0.15px;}
#t21_347{left:236px;bottom:192px;letter-spacing:-0.12px;}
#t22_347{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t23_347{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t24_347{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t25_347{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t26_347{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_347{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_347{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_347{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_347{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_347{font-size:14px;font-family:NeoSansIntel-Italic_34d3;color:#000;}
.s6_347{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_347{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts347" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_34d3;
	src: url("fonts/NeoSansIntel-Italic_34d3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg347Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg347" style="-webkit-user-select: none;"><object width="935" height="1210" data="347/347.svg" type="image/svg+xml" id="pdf347" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_347" class="t s1_347">CPUID—CPU Identification </span>
<span id="t2_347" class="t s2_347">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_347" class="t s1_347">Vol. 2A </span><span id="t4_347" class="t s1_347">3-237 </span>
<span id="t5_347" class="t s3_347">EAX </span><span id="t6_347" class="t s3_347">Bits 04-00: The number of bits that the x2APIC ID must be shifted to the right to address instances of </span>
<span id="t7_347" class="t s3_347">the next higher-scoped domain. When logical processor is not supported by the processor, the value of </span>
<span id="t8_347" class="t s3_347">this field at the Logical Processor domain sub-leaf may be returned as either 0 (no allocated bits in the </span>
<span id="t9_347" class="t s3_347">x2APIC ID) or 1 (one allocated bit in the x2APIC ID); software should plan accordingly. </span>
<span id="ta_347" class="t s3_347">Bits 31-05: Reserved. </span>
<span id="tb_347" class="t s3_347">EBX </span><span id="tc_347" class="t s3_347">Bits 15-00: The number of logical processors across all instances of this domain within the next higher- </span>
<span id="td_347" class="t s3_347">scoped domain relative to this current logical processor. (For example, in a processor socket/package </span>
<span id="te_347" class="t s3_347">comprising “M” dies of “N” cores each, where each core has “L” logical processors, the “die” domain sub- </span>
<span id="tf_347" class="t s3_347">leaf value of this field would be M*N*L. In an asymmetric topology this would be the summation of the </span>
<span id="tg_347" class="t s3_347">value across the lower domain level instances to create each upper domain level instance.) This number </span>
<span id="th_347" class="t s3_347">reflects configuration as shipped by Intel. Note, software must not use this field to enumerate processor </span>
<span id="ti_347" class="t s3_347">topology*. </span>
<span id="tj_347" class="t s3_347">Bits 31-16: Reserved. </span>
<span id="tk_347" class="t s3_347">ECX </span><span id="tl_347" class="t s3_347">Bits 07-00: The input ECX sub-leaf index. </span>
<span id="tm_347" class="t s3_347">Bits 15-08: Domain Type. This field provides an identification value which indicates the domain as shown </span>
<span id="tn_347" class="t s3_347">below. Although domains are ordered, as also shown below, their assigned identification values are not </span>
<span id="to_347" class="t s3_347">and software should not depend on it. (For example, if a new domain between core and module is speci- </span>
<span id="tp_347" class="t s3_347">fied, it will have an identification value higher than 5.) </span>
<span id="tq_347" class="t s3_347">Hierarchy </span><span id="tr_347" class="t s3_347">Domain </span><span id="ts_347" class="t s3_347">Domain Type Identification Value </span>
<span id="tt_347" class="t s3_347">Lowest </span><span id="tu_347" class="t s3_347">Logical Processor </span><span id="tv_347" class="t s3_347">1 </span>
<span id="tw_347" class="t s3_347">... </span><span id="tx_347" class="t s3_347">Core </span><span id="ty_347" class="t s3_347">2 </span>
<span id="tz_347" class="t s3_347">... </span><span id="t10_347" class="t s3_347">Module </span><span id="t11_347" class="t s3_347">3 </span>
<span id="t12_347" class="t s3_347">... </span><span id="t13_347" class="t s3_347">Tile </span><span id="t14_347" class="t s3_347">4 </span>
<span id="t15_347" class="t s3_347">... </span><span id="t16_347" class="t s3_347">Die </span><span id="t17_347" class="t s3_347">5 </span>
<span id="t18_347" class="t s3_347">... </span><span id="t19_347" class="t s3_347">DieGrp </span><span id="t1a_347" class="t s3_347">6 </span>
<span id="t1b_347" class="t s3_347">Highest </span><span id="t1c_347" class="t s3_347">Package/Socket </span><span id="t1d_347" class="t s3_347">(implied) </span>
<span id="t1e_347" class="t s3_347">(Note that enumeration values of 0 and 7-255 are reserved.) </span>
<span id="t1f_347" class="t s3_347">Bits 31-16: Reserved. </span>
<span id="t1g_347" class="t s3_347">EDX </span><span id="t1h_347" class="t s3_347">Bits 31-00: x2APIC ID of the current logical processor. It is always valid and does not vary with the sub- </span>
<span id="t1i_347" class="t s3_347">leaf index in ECX. </span>
<span id="t1j_347" class="t s4_347">NOTES: </span>
<span id="t1k_347" class="t s3_347">* Software must not use the value of EBX[15:0] to enumerate processor topology of the system. The </span>
<span id="t1l_347" class="t s3_347">value is only intended for display and diagnostic purposes. The actual number of logical processors avail- </span>
<span id="t1m_347" class="t s3_347">able to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and </span>
<span id="t1n_347" class="t s3_347">platform hardware configurations. </span>
<span id="t1o_347" class="t s5_347">Processor History Reset Sub-leaf (Initial EAX Value = 20H, ECX = 0) </span>
<span id="t1p_347" class="t s3_347">20H </span><span id="t1q_347" class="t s3_347">EAX </span><span id="t1r_347" class="t s3_347">Reports the maximum number of sub-leaves that are supported in leaf 20H. </span>
<span id="t1s_347" class="t s3_347">EBX </span><span id="t1t_347" class="t s3_347">Indicates which bits may be set in the IA32_HRESET_ENABLE MSR to enable reset of different compo- </span>
<span id="t1u_347" class="t s3_347">nents of hardware-maintained history. </span>
<span id="t1v_347" class="t s3_347">Bit 00: Indicates support for both HRESET’s EAX[0] parameter, and IA32_HRESET_ENABLE[0] set by the </span>
<span id="t1w_347" class="t s3_347">OS to enable reset of Intel® Thread Director history. </span>
<span id="t1x_347" class="t s3_347">Bits 31-01: Reserved = 0. </span>
<span id="t1y_347" class="t s3_347">ECX </span><span id="t1z_347" class="t s3_347">Reserved. </span>
<span id="t20_347" class="t s3_347">EDX </span><span id="t21_347" class="t s3_347">Reserved. </span>
<span id="t22_347" class="t s6_347">Table 3-8. </span><span id="t23_347" class="t s6_347">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t24_347" class="t s7_347">Initial EAX </span>
<span id="t25_347" class="t s7_347">Value </span><span id="t26_347" class="t s7_347">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
