;redcode
;assert 1
	SPL 0, -815
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #-712, @200
	SUB #-712, @200
	CMP 321, 0
	CMP 321, 0
	CMP 12, @-710
	SPL 600, 305
	SUB 900, 220
	CMP @121, 103
	CMP @121, 103
	CMP @121, 103
	SUB 12, @10
	SUB <0, 2
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -71, <-20
	MOV -71, <-20
	CMP @327, 106
	ADD -210, 40
	MOV @0, @2
	SUB #12, @200
	SUB @0, @2
	CMP @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB #12, @0
	SPL 600, 305
	SUB 0, 961
	SUB @0, -0
	SUB #0, 81
	SLT 20, @12
	SUB @0, @2
	SLT 20, @12
	CMP @121, 106
	SPL 0, -815
	MOV -1, <-20
	DJN -6, @25
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, -815
	SPL 600, 305
	SPL 600, 305
	SPL 600, 305
	SPL 600, 305
	CMP -207, <-120
