{"vcs1":{"timestamp_begin":1747833957.229245611, "rt":10.40, "ut":10.65, "st":0.62}}
{"vcselab":{"timestamp_begin":1747833967.696407025, "rt":0.39, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1747833968.141799961, "rt":0.40, "ut":0.20, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747833956.617636274}
{"VCS_COMP_START_TIME": 1747833956.617636274}
{"VCS_COMP_END_TIME": 1747833968.678597671}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 492712}}
{"vcselab": {"peak_mem": 183892}}
