setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/ekke/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> 
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/ekke/ASIC/lab2/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_sramb.sv }. (AUTOREAD-303)
Compiling source file /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10  211268.8      0.12       1.0      29.7                           98846608.0000
    0:01:10  211268.8      0.12       1.0      29.7                           98846608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:01:10  211164.1      0.12       1.0      29.7                           70077744.0000
    0:01:10  211164.1      0.12       1.0      29.7                           70077744.0000
    0:01:10  211164.1      0.12       1.0      29.7                           70077744.0000
    0:01:10  211164.1      0.12       1.0      29.7                           70077744.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:01:11  211157.5      0.12       1.0      29.7                           69977712.0000
    0:01:11  211157.5      0.12       1.0      29.7                           69977712.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:11  211156.2      0.12       1.0      29.7                           69951672.0000
    0:01:11  211156.2      0.12       1.0      29.7                           69951672.0000
    0:01:11  211156.2      0.12       1.0      29.7                           69951672.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11  211156.7      0.12       1.0      29.7                           69928232.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:01:11  211173.0      0.12       1.0      24.0                           71507104.0000
    0:01:11  211173.0      0.12       1.0      24.0                           71507104.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11  211173.0      0.12       1.0      24.0                           71507104.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:01:11  211172.7      0.12       1.0      24.0                           70486280.0000
    0:01:11  211172.7      0.12       1.0      24.0                           70486280.0000
    0:01:11  211172.7      0.12       1.0      24.0                           70486280.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11  211173.0      0.12       1.0      24.0                           70689520.0000
    0:01:11  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:11  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:11  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:11  211172.2      0.12       1.0      24.0                           70367216.0000
    0:01:12  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:12  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:12  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:12  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:12  211171.9      0.12       1.0      24.0                           70163976.0000
    0:01:12  211171.9      0.12       1.0      24.0                           70163976.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> timing_report
Error: unknown command 'timing_report' (CMD-005)
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:10:46 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[0]
              (input port clocked by wclk)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.00       2.00 r
  wdata_in[0] (in)                         0.00       2.00 r
  wdata_reg_0_/D (SDFFARX1_RVT)            0.00       2.00 r
  data arrival time                                   2.00

  clock wclk2x (rise edge)                 1.00       1.00
  clock network delay (ideal)              1.00       2.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)          0.00       2.00 r
  library setup time                      -0.12       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       1.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.23       1.23 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.15       1.38 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       1.45 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.45 f
  rdata[0] (out)                                          0.00       1.45 f
  data arrival time                                                  1.45

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  output external delay                                  -1.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       1.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.24       1.24 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       1.29 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       1.34 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       1.38 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       1.42 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       1.46 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       1.49 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       1.53 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       1.57 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       1.61 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       1.65 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       1.70 f
  rptr_empty/U10/Y (INVX0_RVT)                            0.04       1.74 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       1.79 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       1.83 f
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       1.87 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       1.91 f
  rptr_empty/U3/Y (INVX1_RVT)                             0.04       1.95 r
  rptr_empty/U39/Y (AND2X1_RVT)                           0.05       2.00 r
  rptr_empty/U40/SO (HADDX1_RVT)                          0.10       2.11 f
  rptr_empty/U11/Y (INVX0_RVT)                            0.04       2.14 r
  rptr_empty/U61/Y (OA22X1_RVT)                           0.07       2.22 r
  rptr_empty/U72/Y (OAI22X1_RVT)                          0.08       2.30 f
  rptr_empty/U73/Y (AO221X1_RVT)                          0.05       2.36 f
  rptr_empty/U74/Y (NOR4X1_RVT)                           0.09       2.45 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       2.45 r
  data arrival time                                                  2.45

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       1.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.21       1.21 f
  wptr_full/U12/Y (AND2X1_RVT)                            0.05       1.27 f
  wptr_full/U13/Y (AND2X1_RVT)                            0.06       1.33 f
  wptr_full/U14/Y (AND2X1_RVT)                            0.06       1.39 f
  wptr_full/U16/Y (AND2X1_RVT)                            0.06       1.45 f
  wptr_full/U17/Y (AND2X1_RVT)                            0.06       1.51 f
  wptr_full/U18/Y (AND2X1_RVT)                            0.06       1.57 f
  wptr_full/U19/Y (AND2X1_RVT)                            0.06       1.62 f
  wptr_full/U20/Y (AND2X1_RVT)                            0.06       1.68 f
  wptr_full/U21/Y (AND2X1_RVT)                            0.06       1.75 f
  wptr_full/U22/Y (NAND2X0_RVT)                           0.05       1.79 r
  wptr_full/U23/Y (XOR2X1_RVT)                            0.13       1.92 f
  wptr_full/U47/Y (MUX21X1_RVT)                           0.10       2.03 f
  wptr_full/U5/Y (XOR2X2_RVT)                             0.10       2.12 r
  wptr_full/U73/Y (AND4X1_RVT)                            0.09       2.21 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       2.21 r
  data arrival time                                                  2.21

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay -1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:46  211272.8      0.00       0.0      29.7                           99051904.0000
    0:05:46  211270.8      0.01       0.0      29.7                           98949256.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:05:46  211165.3      0.02       0.0      29.7                           69813896.0000
    0:05:46  211165.8      0.00       0.0      29.7                           70220376.0000
    0:05:46  211165.8      0.00       0.0      29.7                           70220376.0000
    0:05:46  211166.9      0.00       0.0      29.7                           70201048.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:05:46  211160.3      0.00       0.0      29.7                           70101016.0000
    0:05:46  211160.3      0.00       0.0      29.7                           70101016.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:05:46  211157.5      0.00       0.0      29.7                           69823600.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69823600.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69823600.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:46  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:47  211157.5      0.00       0.0      29.7                           69636744.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:05:47  211173.7      0.00       0.0      24.0                           71215624.0000
    0:05:47  211173.7      0.00       0.0      24.0                           71215624.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:47  211173.7      0.00       0.0      24.0                           71215624.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
    0:05:47  211173.7      0.00       0.0      24.0                           70177064.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:14:45 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.00       2.00 f
  winc (in)                                               0.00       2.00 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       2.00 f
  wptr_full/U20/Y (AND2X1_RVT)                            0.05       2.05 f
  wptr_full/U22/Y (AND2X1_RVT)                            0.06       2.11 f
  wptr_full/U23/Y (AND2X1_RVT)                            0.06       2.17 f
  wptr_full/U24/Y (AND2X1_RVT)                            0.06       2.23 f
  wptr_full/U25/Y (AND2X1_RVT)                            0.06       2.28 f
  wptr_full/U26/Y (AND2X1_RVT)                            0.06       2.34 f
  wptr_full/U27/Y (AND2X1_RVT)                            0.06       2.41 f
  wptr_full/U16/Y (INVX0_RVT)                             0.03       2.43 r
  wptr_full/U33/Y (AND2X1_RVT)                            0.06       2.49 r
  wptr_full/U37/Y (MUX21X1_RVT)                           0.09       2.58 r
  wptr_full/U69/Y (XOR2X1_RVT)                            0.11       2.70 f
  wptr_full/U70/Y (NOR4X1_RVT)                            0.09       2.79 r
  wptr_full/U73/Y (AND4X1_RVT)                            0.07       2.86 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       2.86 r
  data arrival time                                                  2.86

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.00 r
  rptr_empty/rempty_reg/Q (SDFFASX1_RVT)                  0.21       1.21 f
  rptr_empty/rempty (rptr_empty_ADDRSIZE10)               0.00       1.21 f
  rempty (out)                                            0.00       1.21 f
  data arrival time                                                  1.21

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  output external delay                                  -1.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       1.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.24       1.24 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       1.29 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       1.34 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       1.38 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       1.42 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.04       1.46 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       1.49 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       1.53 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       1.57 r
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.04       1.61 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       1.65 r
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.05       1.70 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       1.74 r
  rptr_empty/U49/Y (AND2X1_RVT)                           0.05       1.79 r
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.04       1.83 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       1.87 r
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.04       1.91 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       1.95 r
  rptr_empty/U57/Y (AND2X1_RVT)                           0.05       2.01 r
  rptr_empty/U58/SO (HADDX1_RVT)                          0.10       2.11 f
  rptr_empty/U9/Y (INVX0_RVT)                             0.04       2.15 r
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       2.22 r
  rptr_empty/U72/Y (OAI22X1_RVT)                          0.08       2.31 f
  rptr_empty/U73/Y (AO221X1_RVT)                          0.05       2.36 f
  rptr_empty/U74/Y (NOR4X1_RVT)                           0.09       2.45 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       2.45 r
  data arrival time                                                  2.45

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       1.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.21       1.21 f
  wptr_full/U18/Y (AND2X1_RVT)                            0.06       1.27 f
  wptr_full/U19/Y (AND2X1_RVT)                            0.05       1.32 f
  wptr_full/U20/Y (AND2X1_RVT)                            0.06       1.38 f
  wptr_full/U22/Y (AND2X1_RVT)                            0.06       1.44 f
  wptr_full/U23/Y (AND2X1_RVT)                            0.06       1.50 f
  wptr_full/U24/Y (AND2X1_RVT)                            0.06       1.56 f
  wptr_full/U25/Y (AND2X1_RVT)                            0.06       1.61 f
  wptr_full/U26/Y (AND2X1_RVT)                            0.06       1.67 f
  wptr_full/U27/Y (AND2X1_RVT)                            0.06       1.74 f
  wptr_full/U16/Y (INVX0_RVT)                             0.03       1.76 r
  wptr_full/U33/Y (AND2X1_RVT)                            0.06       1.82 r
  wptr_full/U37/Y (MUX21X1_RVT)                           0.09       1.91 r
  wptr_full/U69/Y (XOR2X1_RVT)                            0.11       2.03 f
  wptr_full/U70/Y (NOR4X1_RVT)                            0.09       2.12 r
  wptr_full/U73/Y (AND4X1_RVT)                            0.07       2.19 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       2.19 r
  data arrival time                                                  2.19

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             1.00       3.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


1
dc_shell> report_qor -insignificant 3
Error: unknown option '-insignificant' (CMD-010)
Error: extra positional option '3' (CMD-012)
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:16:41 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             13.000
  Critical Path Length:         0.860
  Critical Path Slack:          0.010
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.461
  Total Hold Violation:        -3.691
  No. of Hold Violations:       8.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.212
  Critical Path Slack:          0.788
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.102
  Total Hold Violation:        -0.819
  No. of Hold Violations:       8.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             24.000
  Critical Path Length:         1.451
  Critical Path Slack:          0.429
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.142
  Total Hold Violation:        -7.922
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             15.000
  Critical Path Length:         1.189
  Critical Path Slack:          0.681
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -18.224
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                293
  Buf/Inv Cell Count:              48
  Buf Cell Count:                   0
  Inv Cell Count:                  48
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       189
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         431.791
  Noncombinational Area:      834.609
  Buf/Inv Area:                60.995
  Total Buffer Area:            0.000
  Total Inverter Area:         60.995
  Macro/Black Box Area:    209907.328
  Net Area:                   892.338
  -----------------------------------
  Cell Area:               211173.728
  Design Area:             212066.066


  Design Rules
  -----------------------------------
  Total Number of Nets:           409
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                 0.207
  Mapping Optimization:               0.800
  -----------------------------------------
  Overall Compile Time:               6.083
  Overall Compile Wall Clock Time:    6.765

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.461  TNS: 30.656  Number of Violating Paths: 192

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -max -clock wclk -add_delay {winc}
1
set_input_delay -1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay -1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -max -clock rclk -add_delay {rempty}
1
set_output_delay -1 -max -clock rclk -add_delay {wfull}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay -0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:50  211225.8      0.00       0.0      29.7                           92009928.0000
    0:09:50  211225.8      0.00       0.0      29.7                           92009928.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:09:51  211135.4      0.00       0.0      29.7                           68241544.0000
    0:09:51  211135.4      0.00       0.0      29.7                           68241544.0000
    0:09:51  211135.4      0.00       0.0      29.7                           68241544.0000
    0:09:51  211136.4      0.00       0.0      29.7                           68222216.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:09:51  211123.7      0.00       0.0      29.7                           68114920.0000
    0:09:51  211123.7      0.00       0.0      29.7                           68114920.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:09:51  211122.4      0.00       0.0      29.7                           68088880.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68088880.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68088880.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:51  211122.4      0.00       0.0      29.7                           68022584.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:09:51  211138.7      0.00       0.0      24.0                           69601464.0000
    0:09:51  211138.7      0.00       0.0      24.0                           69601464.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:51  211138.7      0.00       0.0      24.0                           69601464.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:51  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:52  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:52  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:52  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:52  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:52  211138.7      0.00       0.0      24.0                           68319832.0000
    0:09:52  211138.7      0.00       0.0      24.0                           68319832.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:18:49 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             24.000
  Critical Path Length:         1.189
  Critical Path Slack:          1.185
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.461
  Total Hold Violation:        -6.005
  No. of Hold Violations:      21.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          2.551
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.288
  Total Hold Violation:        -1.107
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             24.000
  Critical Path Length:         1.451
  Critical Path Slack:          0.429
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.142
  Total Hold Violation:        -7.922
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             24.000
  Critical Path Length:         1.431
  Critical Path Slack:          0.443
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.975
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                293
  Buf/Inv Cell Count:              61
  Buf Cell Count:                   0
  Inv Cell Count:                  61
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       189
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         396.719
  Noncombinational Area:      834.609
  Buf/Inv Area:                77.514
  Total Buffer Area:            0.000
  Total Inverter Area:         77.514
  Macro/Black Box Area:    209907.328
  Net Area:                   907.088
  -----------------------------------
  Cell Area:               211138.656
  Design Area:             212045.744


  Design Rules
  -----------------------------------
  Total Number of Nets:           406
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                 0.062
  Mapping Optimization:               0.788
  -----------------------------------------
  Overall Compile Time:               5.991
  Overall Compile Wall Clock Time:    6.699

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.461  TNS: 33.009  Number of Violating Paths: 206

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.8
0.8
set rclk_period 0.8
0.8
set wclk2x_period [ expr $wclk_period / 2 ]
0.4
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -max -clock wclk -add_delay {winc}
1
set_input_delay -1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay -1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -max -clock rclk -add_delay {rempty}
1
set_output_delay -1 -max -clock rclk -add_delay {wfull}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay -0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:14:45  211381.6      0.23       0.5      29.7                           112416544.0000
    0:14:45  211378.1      0.24       0.5      29.7                           112289240.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:14:45  211254.5      0.31       0.8      29.7                           76756504.0000
    0:14:47  211261.4      0.21       0.4      29.7                           78403736.0000
    0:14:47  211261.4      0.21       0.4      29.7                           78403736.0000
    0:14:47  211259.1      0.22       0.5      29.7                           78439016.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:14:47  211259.1      0.22       0.5      29.7                           78439016.0000
    0:14:47  211253.0      0.23       0.5      29.7                           78131064.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:14:47  211250.2      0.23       0.5      29.7                           77902112.0000
    0:14:47  211250.2      0.23       0.5      29.7                           77902112.0000
    0:14:47  211250.2      0.23       0.5      29.7                           77902112.0000
    0:14:47  211248.7      0.23       0.5      29.7                           77215472.0000
    0:14:47  211248.7      0.23       0.5      29.7                           77215472.0000
    0:14:57  211292.9      0.21       0.4      29.7                           82740464.0000
    0:14:58  211292.9      0.21       0.4      29.7                           82740464.0000
    0:14:58  211293.4      0.21       0.4      29.7                           82890632.0000
    0:14:58  211293.4      0.21       0.4      29.7                           82890632.0000
    0:15:06  211293.9      0.20       0.4      29.7                           82796000.0000
    0:15:06  211293.9      0.20       0.4      29.7                           82796000.0000
    0:15:08  211298.0      0.20       0.4      29.7                           83199664.0000
    0:15:08  211298.0      0.20       0.4      29.7                           83199664.0000
    0:15:15  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:15  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:17  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:17  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:23  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:23  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:25  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:25  211296.5      0.20       0.4      29.7                           83177592.0000
    0:15:32  211296.5      0.20       0.4      29.7                           83177592.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:32  211296.5      0.20       0.4      29.7                           83177592.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:15:32  211323.2      0.18       0.3      24.0                           85879368.0000
    0:15:38  211322.4      0.18       0.3      24.0                           85953112.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:38  211322.4      0.18       0.3      24.0                           85953112.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:15:39  211284.5      0.18       0.3      24.0                           80881784.0000
    0:15:45  211289.4      0.18       0.3      24.0                           81942208.0000
    0:15:45  211289.4      0.18       0.3      24.0                           81942208.0000
    0:15:45  211289.9      0.18       0.3      24.0                           81848272.0000
    0:15:45  211289.9      0.18       0.3      24.0                           81848272.0000
    0:15:51  211290.1      0.18       0.3      24.0                           81923496.0000
    0:15:51  211290.1      0.18       0.3      24.0                           81923496.0000
    0:15:51  211290.1      0.18       0.3      24.0                           81923496.0000
    0:15:51  211290.1      0.18       0.3      24.0                           81923496.0000
    0:15:56  211290.1      0.18       0.3      24.0                           81923496.0000
    0:15:56  211290.1      0.18       0.3      24.0                           81923496.0000
    0:15:59  211292.2      0.18       0.3      24.0                           82125328.0000
    0:15:59  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:06  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:06  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:07  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:07  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:15  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:15  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:16  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:16  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:24  211292.2      0.18       0.3      24.0                           82125328.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:24  211292.2      0.18       0.3      24.0                           82125328.0000
    0:16:24  211279.2      0.18       0.3      24.0                           80273128.0000
    0:16:24  211279.2      0.18       0.3      24.0                           80273128.0000
    0:16:24  211279.2      0.18       0.3      24.0                           80273128.0000
    0:16:24  211282.2      0.18       0.3      24.0                           80709760.0000
    0:16:24  211304.4      0.17       0.3      24.0                           84493680.0000
    0:16:27  211304.1      0.17       0.3      24.0                           84420328.0000
    0:16:27  211304.1      0.17       0.3      24.0                           84420328.0000
    0:16:27  211304.1      0.17       0.3      24.0                           84420328.0000
    0:16:27  211304.1      0.17       0.3      24.0                           84420328.0000
    0:16:27  211304.1      0.17       0.3      24.0                           84420328.0000
    0:16:27  211292.7      0.17       0.3      24.0                           81029176.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:25:27 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.656
  Critical Path Slack:          0.517
  Critical Path Clk Period:     0.800
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.461
  Total Hold Violation:        -7.455
  No. of Hold Violations:      29.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.351
  Critical Path Clk Period:     0.800
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.274
  Total Hold Violation:        -1.093
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         0.815
  Critical Path Slack:         -0.136
  Critical Path Clk Period:     0.800
  Total Negative Slack:        -0.136
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.178
  Total Hold Violation:        -8.513
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.843
  Critical Path Slack:         -0.171
  Critical Path Clk Period:     0.800
  Total Negative Slack:        -0.171
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.167
  Total Hold Violation:       -18.754
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                329
  Buf/Inv Cell Count:              40
  Buf Cell Count:                   4
  Inv Cell Count:                  36
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       225
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         548.189
  Noncombinational Area:      837.150
  Buf/Inv Area:                54.895
  Total Buffer Area:            8.133
  Total Inverter Area:         46.762
  Macro/Black Box Area:    209907.328
  Net Area:                   877.665
  -----------------------------------
  Cell Area:               211292.667
  Design Area:             212170.332


  Design Rules
  -----------------------------------
  Total Number of Nets:           471
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                 3.105
  Mapping Optimization:             101.230
  -----------------------------------------
  Overall Compile Time:             110.075
  Overall Compile Wall Clock Time:  111.010

  --------------------------------------------------------------------

  Design  WNS: 0.171  TNS: 0.307  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.461  TNS: 35.816  Number of Violating Paths: 214

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.9
0.9
set rclk_period 0.9
0.9
set wclk2x_period [ expr $wclk_period / 2 ]
0.45
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -max -clock wclk -add_delay {winc}
1
set_input_delay -1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay -1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -max -clock rclk -add_delay {rempty}
1
set_output_delay -1 -max -clock rclk -add_delay {wfull}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay -0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:19:47  211457.1      0.11       0.2      29.7                           115443136.0000
    0:19:47  211446.7      0.12       0.2      29.7                           114627104.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:19:47  211324.9      0.23       0.4      29.7                           79059032.0000
    0:19:49  211356.7      0.09       0.1      29.7                           84769920.0000
    0:19:49  211356.7      0.09       0.1      29.7                           84769920.0000
    0:19:50  211358.7      0.09       0.1      29.7                           84913024.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:19:50  211358.7      0.09       0.1      29.7                           84913024.0000
    0:19:50  211352.6      0.09       0.2      29.7                           84605072.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:19:50  211343.2      0.09       0.2      29.7                           83452944.0000
    0:19:50  211343.2      0.09       0.2      29.7                           83467560.0000
    0:19:50  211343.2      0.09       0.2      29.7                           83467560.0000
    0:19:50  211339.9      0.09       0.2      29.7                           82446600.0000
    0:19:50  211339.9      0.09       0.2      29.7                           82446600.0000
    0:19:55  211419.2      0.04       0.1      29.7                           92019832.0000
    0:19:55  211419.2      0.04       0.1      29.7                           92019832.0000
    0:19:55  211421.0      0.04       0.1      29.7                           92557816.0000
    0:19:55  211421.0      0.04       0.1      29.7                           92557816.0000
    0:20:07  211426.1      0.04       0.1      29.7                           92849688.0000
    0:20:07  211426.1      0.04       0.1      29.7                           92849688.0000
    0:20:09  211429.4      0.04       0.1      29.7                           93149512.0000
    0:20:09  211429.4      0.04       0.1      29.7                           93149512.0000
    0:20:16  211432.4      0.04       0.1      29.7                           93283800.0000
    0:20:16  211432.4      0.04       0.1      29.7                           93283800.0000
    0:20:17  211438.8      0.04       0.0      29.7                           93773728.0000
    0:20:17  211438.8      0.04       0.0      29.7                           93773728.0000
    0:20:21  211438.8      0.04       0.0      29.7                           93773728.0000
    0:20:21  211438.8      0.04       0.0      29.7                           93773728.0000
    0:20:22  211438.8      0.04       0.0      29.7                           93773728.0000
    0:20:22  211438.8      0.04       0.0      29.7                           93773728.0000
    0:20:26  211438.8      0.04       0.0      29.7                           93773728.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:20:26  211438.8      0.04       0.0      29.7                           93773728.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:20:26  211472.6      0.03       0.0      24.0                           98464024.0000
    0:20:31  211472.6      0.03       0.0      24.0                           98464024.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:20:31  211472.6      0.03       0.0      24.0                           98464024.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:20:31  211376.8      0.04       0.0      24.0                           85008136.0000
    0:20:35  211377.8      0.04       0.0      24.0                           84849440.0000
    0:20:35  211377.8      0.04       0.0      24.0                           84849440.0000
    0:20:35  211375.0      0.04       0.0      24.0                           83953952.0000
    0:20:35  211375.0      0.04       0.0      24.0                           83953952.0000
    0:20:37  211373.5      0.03       0.0      24.0                           84118864.0000
    0:20:37  211373.5      0.03       0.0      24.0                           84118864.0000
    0:20:37  211373.5      0.03       0.0      24.0                           84118864.0000
    0:20:37  211373.5      0.03       0.0      24.0                           84118864.0000
    0:20:39  211373.5      0.03       0.0      24.0                           84118864.0000
    0:20:39  211373.5      0.03       0.0      24.0                           84118864.0000
    0:20:41  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:41  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:43  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:43  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:44  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:44  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:46  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:46  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:47  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:47  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:49  211376.0      0.03       0.0      24.0                           84464120.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:20:49  211376.0      0.03       0.0      24.0                           84464120.0000
    0:20:49  211368.9      0.03       0.0      24.0                           83363512.0000
    0:20:50  211371.7      0.03       0.0      24.0                           84239184.0000
    0:20:50  211371.7      0.03       0.0      24.0                           84239184.0000
    0:20:50  211371.5      0.03       0.0      24.0                           84140200.0000
    0:20:50  211367.4      0.03       0.0      24.0                           83380736.0000
    0:20:51  211367.4      0.03       0.0      24.0                           83380736.0000
    0:20:51  211367.4      0.03       0.0      24.0                           83380736.0000
    0:20:51  211367.4      0.03       0.0      24.0                           83380736.0000
    0:20:51  211367.4      0.03       0.0      24.0                           83380736.0000
    0:20:51  211367.4      0.03       0.0      24.0                           83380736.0000
    0:20:51  211366.1      0.03       0.0      24.0                           82889528.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:29:51 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.578
  Critical Path Slack:          0.695
  Critical Path Clk Period:     0.900
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.461
  Total Hold Violation:        -7.850
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.451
  Critical Path Clk Period:     0.900
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.284
  Total Hold Violation:        -1.103
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.807
  Critical Path Slack:         -0.031
  Critical Path Clk Period:     0.900
  Total Negative Slack:        -0.031
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.162
  Total Hold Violation:        -7.778
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.772
  Critical Path Slack:          0.000
  Critical Path Clk Period:     0.900
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.468
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                373
  Buf/Inv Cell Count:              49
  Buf Cell Count:                   3
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       269
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         620.111
  Noncombinational Area:      838.675
  Buf/Inv Area:                66.332
  Total Buffer Area:            6.099
  Total Inverter Area:         60.232
  Macro/Black Box Area:    209907.328
  Net Area:                   918.619
  -----------------------------------
  Cell Area:               211366.115
  Design Area:             212284.733


  Design Rules
  -----------------------------------
  Total Number of Nets:           507
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.034
  Logic Optimization:                 4.216
  Mapping Optimization:              63.783
  -----------------------------------------
  Overall Compile Time:              73.683
  Overall Compile Wall Clock Time:   74.524

  --------------------------------------------------------------------

  Design  WNS: 0.031  TNS: 0.031  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.461  TNS: 34.199  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.7
0.7
set rclk_period 0.7
0.7
set wclk2x_period [ expr $wclk_period / 2 ]
0.35
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -max -clock wclk -add_delay {winc}
1
set_input_delay -1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay -1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -max -clock rclk -add_delay {rempty}
1
set_output_delay -1 -max -clock rclk -add_delay {wfull}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay -0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:21:38  211391.3      0.32       1.4      29.7                           114630064.0000
    0:21:38  211383.7      0.37       1.7      29.7                           114374464.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:21:38  211246.4      0.39       2.3      29.7                           77448936.0000
    0:21:41  211278.4      0.29       1.2      29.7                           81652016.0000
    0:21:41  211278.4      0.29       1.2      29.7                           81652016.0000
    0:21:41  211288.1      0.29       1.2      29.7                           82346264.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:21:41  211286.1      0.29       1.2      29.7                           82243616.0000
    0:21:41  211276.9      0.29       1.2      29.7                           81770160.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:21:41  211268.0      0.29       1.2      29.7                           80678264.0000
    0:21:41  211268.0      0.29       1.2      29.7                           80678264.0000
    0:21:41  211268.0      0.29       1.2      29.7                           80678264.0000
    0:21:41  211268.3      0.29       1.2      29.7                           80359160.0000
    0:21:41  211268.3      0.29       1.2      29.7                           80359160.0000
    0:21:46  211291.9      0.29       1.2      29.7                           81892808.0000
    0:21:46  211291.9      0.29       1.2      29.7                           81892808.0000
    0:21:46  211291.9      0.29       1.2      29.7                           81892808.0000
    0:21:46  211291.9      0.29       1.2      29.7                           81892808.0000
    0:21:51  211291.9      0.29       1.2      29.7                           81892808.0000
    0:21:51  211291.9      0.29       1.2      29.7                           81892808.0000
    0:21:54  211290.6      0.29       1.1      29.7                           81880616.0000
    0:21:54  211290.6      0.29       1.1      29.7                           81880616.0000
    0:21:58  211292.7      0.29       1.1      29.7                           81943208.0000
    0:21:58  211292.7      0.29       1.1      29.7                           81943208.0000
    0:22:02  211292.2      0.29       1.1      29.7                           82055032.0000
    0:22:02  211292.2      0.29       1.1      29.7                           82055032.0000
    0:22:06  211292.2      0.29       1.1      29.7                           82055032.0000
    0:22:06  211292.2      0.29       1.1      29.7                           82055032.0000
    0:22:10  211292.4      0.29       1.1      29.7                           82136992.0000
    0:22:10  211292.4      0.29       1.1      29.7                           82136992.0000
    0:22:14  211292.2      0.29       1.1      29.7                           82055032.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:22:14  211292.2      0.29       1.1      29.7                           82055032.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:22:15  211328.5      0.27       0.9      24.0 rptr_empty/rempty_reg/D   84472712.0000
    0:22:15  211328.5      0.27       0.9      24.0                           84253584.0000
    0:22:21  211327.5      0.27       0.9      24.0                           84130136.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:22:21  211327.5      0.27       0.9      24.0                           84130136.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:22:21  211296.0      0.27       0.9      24.0                           81000400.0000
    0:22:26  211297.0      0.27       0.9      24.0                           81101744.0000
    0:22:26  211297.0      0.27       0.9      24.0                           81101744.0000
    0:22:26  211296.7      0.27       0.9      24.0                           81137016.0000
    0:22:26  211296.7      0.27       0.9      24.0                           81137016.0000
    0:22:31  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:31  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:31  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:31  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:36  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:36  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:39  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:39  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:45  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:45  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:47  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:47  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:53  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:53  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:55  211295.7      0.27       0.9      24.0                           81035664.0000
    0:22:55  211295.7      0.27       0.9      24.0                           81035664.0000
    0:23:00  211295.7      0.27       0.9      24.0                           81035664.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:23:00  211295.7      0.27       0.9      24.0                           81035664.0000
    0:23:01  211290.1      0.27       1.0      24.0                           79855496.0000
    0:23:01  211289.4      0.27       0.9      24.0                           80076744.0000
    0:23:01  211289.4      0.27       0.9      24.0                           80076744.0000
    0:23:01  211290.4      0.27       0.9      24.0                           80178088.0000
    0:23:01  211295.2      0.27       1.0      24.0                           80327040.0000
    0:23:04  211294.4      0.27       1.0      24.0                           80386232.0000
    0:23:04  211294.4      0.27       1.0      24.0                           80386232.0000
    0:23:04  211294.4      0.27       1.0      24.0                           80386232.0000
    0:23:04  211294.4      0.27       1.0      24.0                           80386232.0000
    0:23:04  211294.4      0.27       1.0      24.0                           80386232.0000
    0:23:04  211293.7      0.27       1.0      24.0                           79921864.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:32:00 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.665
  Critical Path Slack:          0.409
  Critical Path Clk Period:     0.700
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.461
  Total Hold Violation:        -7.626
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.251
  Critical Path Clk Period:     0.700
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.280
  Total Hold Violation:        -1.099
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.835
  Critical Path Slack:         -0.259
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -0.493
  No. of Violating Paths:       7.000
  Worst Hold Violation:        -0.178
  Total Hold Violation:        -8.405
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.843
  Critical Path Slack:         -0.269
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -0.466
  No. of Violating Paths:       7.000
  Worst Hold Violation:        -0.173
  Total Hold Violation:       -18.838
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                334
  Buf/Inv Cell Count:              38
  Buf Cell Count:                   2
  Inv Cell Count:                  36
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       230
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         551.238
  Noncombinational Area:      835.117
  Buf/Inv Area:                51.083
  Total Buffer Area:            4.066
  Total Inverter Area:         47.017
  Macro/Black Box Area:    209907.328
  Net Area:                   894.109
  -----------------------------------
  Cell Area:               211293.684
  Design Area:             212187.792


  Design Rules
  -----------------------------------
  Total Number of Nets:           469
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                 3.412
  Mapping Optimization:              85.175
  -----------------------------------------
  Overall Compile Time:              94.423
  Overall Compile Wall Clock Time:   95.224

  --------------------------------------------------------------------

  Design  WNS: 0.269  TNS: 0.958  Number of Violating Paths: 14


  Design (Hold)  WNS: 0.461  TNS: 35.968  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.7
0.7
set rclk_period 0.7
0.7
set wclk2x_period [ expr $wclk_period / 2 ]
0.35
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 95 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:28:20  211376.0      0.35       2.1      29.7                           108130520.0000
    0:28:20  211365.9      0.38       2.6      29.7                           107840408.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:28:20  211249.5      0.45       3.3      29.7                           76673984.0000
    0:28:23  211269.0      0.33       2.0      29.7                           79779640.0000
    0:28:23  211269.0      0.33       2.0      29.7                           79779640.0000
    0:28:23  211272.3      0.33       2.0      29.7                           79802584.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:28:23  211270.3      0.33       2.0      29.7                           79699936.0000
    0:28:23  211268.0      0.34       2.0      29.7                           79616592.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:28:23  211266.0      0.33       2.0      29.7                           79199536.0000
    0:28:23  211265.2      0.33       2.0      29.7                           78996184.0000
    0:28:23  211265.2      0.33       2.0      29.7                           78996184.0000
    0:28:23  211263.7      0.33       1.9      29.7                           78690280.0000
    0:28:23  211263.7      0.33       1.9      29.7                           78690280.0000
    0:28:24  211335.4      0.31       1.6      29.7                           84284464.0000
    0:28:25  211335.4      0.31       1.6      29.7                           84284464.0000
    0:28:25  211336.4      0.30       1.5      29.7                           84592584.0000
    0:28:25  211336.4      0.30       1.5      29.7                           84592584.0000
    0:28:32  211388.0      0.29       1.6      29.7                           89552904.0000
    0:28:32  211388.0      0.29       1.6      29.7                           89552904.0000
    0:28:36  211389.8      0.28       1.3      29.7                           89807216.0000
    0:28:36  211389.8      0.28       1.3      29.7                           89807216.0000
    0:28:37  211393.8      0.27       1.4      29.7                           90050712.0000
    0:28:37  211393.8      0.27       1.4      29.7                           90050712.0000
    0:28:39  211394.1      0.27       1.4      29.7                           90064024.0000
    0:28:39  211394.1      0.27       1.4      29.7                           90064024.0000
    0:28:40  211388.2      0.27       1.3      29.7                           89640216.0000
    0:28:40  211388.2      0.27       1.3      29.7                           89640216.0000
    0:28:43  211387.2      0.27       1.3      29.7                           89592544.0000
    0:28:43  211387.2      0.27       1.3      29.7                           89592544.0000
    0:28:50  211387.0      0.27       1.3      29.7                           89579232.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:28:50  211387.0      0.27       1.3      29.7                           89579232.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:28:51  211436.3      0.26       1.1      24.0 rptr_empty/rempty_reg/D   97643448.0000
    0:28:51  211451.3      0.26       1.1      24.0                           100951096.0000
    0:28:57  211452.3      0.25       1.2      24.0                           101014416.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:28:57  211452.3      0.25       1.2      24.0                           101014416.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:28:58  211367.9      0.25       1.1      24.0                           85899048.0000
    0:29:09  211418.0      0.26       1.2      24.0                           88072576.0000
    0:29:09  211418.0      0.26       1.2      24.0                           88072576.0000
    0:29:09  211408.0      0.26       1.2      24.0                           85248944.0000
    0:29:09  211408.0      0.26       1.2      24.0                           85248944.0000
    0:29:20  211408.0      0.25       1.2      24.0                           85242888.0000
    0:29:20  211408.0      0.25       1.2      24.0                           85242888.0000
    0:29:20  211408.0      0.25       1.1      24.0                           85242888.0000
    0:29:20  211408.0      0.25       1.1      24.0                           85242888.0000
    0:29:26  211444.9      0.26       1.3      24.0                           86816920.0000
    0:29:26  211444.9      0.26       1.3      24.0                           86816920.0000
    0:29:30  211447.2      0.25       1.1      24.0                           87543256.0000
    0:29:30  211447.2      0.25       1.1      24.0                           87543256.0000
    0:29:31  211443.9      0.25       1.0      24.0                           86965616.0000
    0:29:31  211443.9      0.25       1.0      24.0                           86965616.0000
    0:29:35  211446.2      0.25       1.1      24.0                           87268688.0000
    0:29:35  211446.2      0.25       1.1      24.0                           87268688.0000
    0:29:41  211454.8      0.25       1.0      24.0                           87859576.0000
    0:29:41  211454.8      0.25       1.0      24.0                           87859576.0000
    0:29:45  211459.9      0.25       1.0      24.0                           88149680.0000
    0:29:45  211459.9      0.25       1.0      24.0                           88149680.0000
    0:29:46  211460.1      0.25       1.0      24.0                           88150176.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:29:46  211460.1      0.25       1.0      24.0                           88150176.0000
    0:29:46  211443.1      0.25       1.0      24.0                           85243624.0000
    0:29:46  211434.2      0.25       1.0      24.0                           84812280.0000
    0:29:46  211434.2      0.25       1.0      24.0                           84812280.0000
    0:29:46  211440.8      0.25       1.0      24.0                           86194376.0000
    0:29:46  211435.0      0.25       1.0      24.0                           85925296.0000
    0:29:51  211435.8      0.25       1.0      24.0                           86099736.0000
    0:29:51  211435.8      0.25       1.0      24.0                           86099736.0000
    0:29:51  211435.8      0.25       1.0      24.0                           86099736.0000
    0:29:51  211435.8      0.25       1.0      24.0                           86099736.0000
    0:29:51  211435.8      0.25       1.0      24.0                           86099736.0000
    0:29:51  211433.5      0.25       1.0      24.0                           85300688.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:38:47 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             12.000
  Critical Path Length:         0.652
  Critical Path Slack:         -1.077
  Critical Path Clk Period:     0.700
  Total Negative Slack:       -23.273
  No. of Violating Paths:      30.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:         -0.749
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -6.519
  No. of Violating Paths:       9.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.748
  Critical Path Slack:         -0.171
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -0.199
  No. of Violating Paths:       2.000
  Worst Hold Violation:        -0.152
  Total Hold Violation:        -8.098
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         0.830
  Critical Path Slack:         -0.255
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -0.593
  No. of Violating Paths:      10.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.958
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                421
  Buf/Inv Cell Count:              64
  Buf Cell Count:                   9
  Inv Cell Count:                  55
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       317
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         689.493
  Noncombinational Area:      836.642
  Buf/Inv Area:                90.475
  Total Buffer Area:           18.807
  Total Inverter Area:         71.669
  Macro/Black Box Area:    209907.328
  Net Area:                   934.756
  -----------------------------------
  Cell Area:               211433.463
  Design Area:             212368.218


  Design Rules
  -----------------------------------
  Total Number of Nets:           556
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                 3.422
  Mapping Optimization:              89.833
  -----------------------------------------
  Overall Compile Time:              99.170
  Overall Compile Wall Clock Time:  100.010

  --------------------------------------------------------------------

  Design  WNS: 1.077  TNS: 29.991  Number of Violating Paths: 41


  Design (Hold)  WNS: 0.157  TNS: 26.057  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.7
0.7
set rclk_period 0.7
0.7
set wclk2x_period [ expr $wclk_period / 2 ]
0.35
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -0.8 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.8 -max -clock wclk -add_delay {winc}
1
set_input_delay -0.8 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:33:04  211391.3      0.32       1.4      29.7                           114630064.0000
    0:33:04  211383.7      0.37       1.7      29.7                           114374464.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:33:04  211246.4      0.39       2.3      29.7                           77448936.0000
    0:33:07  211278.4      0.29       1.2      29.7                           81652016.0000
    0:33:07  211278.4      0.29       1.2      29.7                           81652016.0000
    0:33:07  211288.1      0.29       1.2      29.7                           82346264.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:33:07  211286.1      0.29       1.2      29.7                           82243616.0000
    0:33:07  211276.9      0.29       1.2      29.7                           81770160.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:33:07  211268.0      0.29       1.2      29.7                           80678264.0000
    0:33:07  211268.0      0.29       1.2      29.7                           80678264.0000
    0:33:07  211268.0      0.29       1.2      29.7                           80678264.0000
    0:33:07  211268.3      0.29       1.2      29.7                           80359160.0000
    0:33:07  211268.3      0.29       1.2      29.7                           80359160.0000
    0:33:13  211291.9      0.29       1.2      29.7                           81892808.0000
    0:33:13  211291.9      0.29       1.2      29.7                           81892808.0000
    0:33:13  211291.9      0.29       1.2      29.7                           81892808.0000
    0:33:13  211291.9      0.29       1.2      29.7                           81892808.0000
    0:33:18  211291.9      0.29       1.2      29.7                           81892808.0000
    0:33:18  211291.9      0.29       1.2      29.7                           81892808.0000
    0:33:20  211290.6      0.29       1.1      29.7                           81880616.0000
    0:33:20  211290.6      0.29       1.1      29.7                           81880616.0000
    0:33:24  211292.7      0.29       1.1      29.7                           81943208.0000
    0:33:24  211292.7      0.29       1.1      29.7                           81943208.0000
    0:33:28  211292.2      0.29       1.1      29.7                           82055032.0000
    0:33:28  211292.2      0.29       1.1      29.7                           82055032.0000
    0:33:32  211292.2      0.29       1.1      29.7                           82055032.0000
    0:33:32  211292.2      0.29       1.1      29.7                           82055032.0000
    0:33:35  211292.4      0.29       1.1      29.7                           82136992.0000
    0:33:35  211292.4      0.29       1.1      29.7                           82136992.0000
    0:33:39  211292.2      0.29       1.1      29.7                           82055032.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:33:39  211292.2      0.29       1.1      29.7                           82055032.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:33:40  211328.5      0.27       0.9      24.0 rptr_empty/rempty_reg/D   84472712.0000
    0:33:40  211328.5      0.27       0.9      24.0                           84253584.0000
    0:33:45  211327.5      0.27       0.9      24.0                           84130136.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:33:45  211327.5      0.27       0.9      24.0                           84130136.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:33:46  211296.0      0.27       0.9      24.0                           81000400.0000
    0:33:51  211297.0      0.27       0.9      24.0                           81101744.0000
    0:33:51  211297.0      0.27       0.9      24.0                           81101744.0000
    0:33:51  211296.7      0.27       0.9      24.0                           81137016.0000
    0:33:51  211296.7      0.27       0.9      24.0                           81137016.0000
    0:33:55  211295.7      0.27       0.9      24.0                           81035664.0000
    0:33:56  211295.7      0.27       0.9      24.0                           81035664.0000
    0:33:56  211295.7      0.27       0.9      24.0                           81035664.0000
    0:33:56  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:00  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:00  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:03  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:03  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:09  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:09  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:11  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:11  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:17  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:17  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:19  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:19  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:25  211295.7      0.27       0.9      24.0                           81035664.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:34:25  211295.7      0.27       0.9      24.0                           81035664.0000
    0:34:25  211290.1      0.27       1.0      24.0                           79855496.0000
    0:34:25  211289.4      0.27       0.9      24.0                           80076744.0000
    0:34:25  211289.4      0.27       0.9      24.0                           80076744.0000
    0:34:25  211290.4      0.27       0.9      24.0                           80178088.0000
    0:34:25  211295.2      0.27       1.0      24.0                           80327040.0000
    0:34:28  211294.4      0.27       1.0      24.0                           80386232.0000
    0:34:28  211294.4      0.27       1.0      24.0                           80386232.0000
    0:34:28  211294.4      0.27       1.0      24.0                           80386232.0000
    0:34:28  211294.4      0.27       1.0      24.0                           80386232.0000
    0:34:28  211294.4      0.27       1.0      24.0                           80386232.0000
    0:34:28  211293.7      0.27       1.0      24.0                           79921864.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:43:29 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.665
  Critical Path Slack:          0.709
  Critical Path Clk Period:     0.700
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -22.626
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.051
  Critical Path Clk Period:     0.700
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.780
  Total Hold Violation:        -5.599
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.835
  Critical Path Slack:         -0.259
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -0.493
  No. of Violating Paths:       7.000
  Worst Hold Violation:        -0.178
  Total Hold Violation:        -8.405
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.843
  Critical Path Slack:         -0.269
  Critical Path Clk Period:     0.700
  Total Negative Slack:        -0.466
  No. of Violating Paths:       7.000
  Worst Hold Violation:        -0.173
  Total Hold Violation:       -18.838
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                334
  Buf/Inv Cell Count:              38
  Buf Cell Count:                   2
  Inv Cell Count:                  36
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       230
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         551.238
  Noncombinational Area:      835.117
  Buf/Inv Area:                51.083
  Total Buffer Area:            4.066
  Total Inverter Area:         47.017
  Macro/Black Box Area:    209907.328
  Net Area:                   894.109
  -----------------------------------
  Cell Area:               211293.684
  Design Area:             212187.792


  Design Rules
  -----------------------------------
  Total Number of Nets:           469
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.033
  Logic Optimization:                 3.475
  Mapping Optimization:              83.040
  -----------------------------------------
  Overall Compile Time:              92.301
  Overall Compile Wall Clock Time:   93.144

  --------------------------------------------------------------------

  Design  WNS: 0.269  TNS: 0.958  Number of Violating Paths: 14


  Design (Hold)  WNS: 0.961  TNS: 55.468  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -0.8 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.8 -max -clock wclk -add_delay {winc}
1
set_input_delay -0.8 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:39:41  211369.2      0.30       0.9      29.7                           111548064.0000
    0:39:41  211369.2      0.30       0.9      29.7                           111548064.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:39:41  211245.7      0.35       1.2      29.7                           77427624.0000
    0:39:44  211277.2      0.26       0.7      29.7                           82273512.0000
    0:39:44  211277.2      0.26       0.7      29.7                           82273512.0000
    0:39:44  211284.8      0.26       0.7      29.7                           82716648.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:39:44  211282.8      0.26       0.7      29.7                           82614000.0000
    0:39:44  211278.2      0.26       0.7      29.7                           82240808.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:39:44  211272.1      0.26       0.7      29.7                           81010456.0000
    0:39:44  211271.1      0.26       0.7      29.7                           80909112.0000
    0:39:44  211271.1      0.26       0.7      29.7                           80909112.0000
    0:39:44  211272.6      0.26       0.7      29.7                           80755752.0000
    0:39:44  211272.6      0.26       0.7      29.7                           80755752.0000
    0:40:01  211324.2      0.24       0.5      29.7                           84962696.0000
    0:40:01  211324.2      0.24       0.5      29.7                           84962696.0000
    0:40:01  211323.9      0.24       0.5      29.7                           84909576.0000
    0:40:01  211323.9      0.24       0.5      29.7                           84909576.0000
    0:40:15  211323.9      0.24       0.5      29.7                           84909576.0000
    0:40:15  211323.9      0.24       0.5      29.7                           84909576.0000
    0:40:18  211324.4      0.24       0.5      29.7                           85078040.0000
    0:40:18  211324.4      0.24       0.5      29.7                           85078040.0000
    0:40:36  211327.5      0.22       0.5      29.7                           85383688.0000
    0:40:36  211327.5      0.22       0.5      29.7                           85383688.0000
    0:40:38  211328.0      0.22       0.5      29.7                           85537656.0000
    0:40:38  211328.0      0.22       0.5      29.7                           85537656.0000
    0:40:47  211328.0      0.22       0.5      29.7                           85537656.0000
    0:40:47  211328.0      0.22       0.5      29.7                           85537656.0000
    0:40:48  211328.0      0.22       0.5      29.7                           85537656.0000
    0:40:48  211328.0      0.22       0.5      29.7                           85537656.0000
    0:40:57  211328.0      0.22       0.5      29.7                           85537656.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:40:57  211328.0      0.22       0.5      29.7                           85537656.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:40:58  211348.6      0.22       0.5      24.0                           87396896.0000
    0:41:08  211348.3      0.22       0.5      24.0                           87314936.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:41:08  211348.3      0.22       0.5      24.0                           87314936.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:41:09  211315.3      0.22       0.4      24.0                           83198456.0000
    0:41:15  211315.3      0.22       0.4      24.0                           83198456.0000
    0:41:15  211315.3      0.22       0.4      24.0                           83198456.0000
    0:41:16  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:16  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:21  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:21  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:21  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:21  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:26  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:26  211313.0      0.22       0.4      24.0                           82860000.0000
    0:41:29  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:29  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:38  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:38  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:41  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:41  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:50  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:50  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:52  211313.3      0.22       0.4      24.0                           82926992.0000
    0:41:52  211313.3      0.22       0.4      24.0                           82926992.0000
    0:42:01  211313.3      0.22       0.4      24.0                           82926992.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:42:01  211313.3      0.22       0.4      24.0                           82926992.0000
    0:42:01  211304.4      0.22       0.4      24.0                           81761472.0000
    0:42:01  211306.1      0.22       0.4      24.0                           82124384.0000
    0:42:01  211306.1      0.22       0.4      24.0                           82124384.0000
    0:42:01  211309.2      0.22       0.4      24.0                           82494720.0000
    0:42:02  211312.5      0.21       0.4      24.0                           82489432.0000
    0:42:04  211312.5      0.21       0.4      24.0                           82489432.0000
    0:42:04  211312.5      0.21       0.4      24.0                           82489432.0000
    0:42:04  211312.5      0.21       0.4      24.0                           82489432.0000
    0:42:04  211312.5      0.21       0.4      24.0                           82489432.0000
    0:42:04  211312.5      0.21       0.4      24.0                           82511528.0000
    0:42:05  211309.9      0.21       0.4      24.0                           81139864.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:51:01 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.644
  Critical Path Slack:          0.780
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.035
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.777
  Total Hold Violation:        -5.596
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.831
  Critical Path Slack:         -0.204
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.204
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.163
  Total Hold Violation:        -7.720
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         0.838
  Critical Path Slack:         -0.215
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.215
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.164
  Total Hold Violation:       -18.075
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                346
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   4
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       242
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         566.487
  Noncombinational Area:      836.134
  Buf/Inv Area:                59.978
  Total Buffer Area:            8.641
  Total Inverter Area:         51.337
  Macro/Black Box Area:    209907.328
  Net Area:                   894.808
  -----------------------------------
  Cell Area:               211309.949
  Design Area:             212204.757


  Design Rules
  -----------------------------------
  Total Number of Nets:           481
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                 3.293
  Mapping Optimization:             141.945
  -----------------------------------------
  Overall Compile Time:             151.108
  Overall Compile Wall Clock Time:  152.067

  --------------------------------------------------------------------

  Design  WNS: 0.215  TNS: 0.418  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.961  TNS: 54.426  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1.8 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1.8 -max -clock wclk -add_delay {winc}
1
set_input_delay -1.8 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:45:38  211369.2      0.30       0.9      29.7                           111548064.0000
    0:45:38  211369.2      0.30       0.9      29.7                           111548064.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:45:39  211245.7      0.35       1.2      29.7                           77427624.0000
    0:45:41  211277.2      0.26       0.7      29.7                           82273512.0000
    0:45:41  211277.2      0.26       0.7      29.7                           82273512.0000
    0:45:41  211284.8      0.26       0.7      29.7                           82716648.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:45:41  211282.8      0.26       0.7      29.7                           82614000.0000
    0:45:41  211278.2      0.26       0.7      29.7                           82240808.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:45:41  211272.1      0.26       0.7      29.7                           81010456.0000
    0:45:41  211271.1      0.26       0.7      29.7                           80909112.0000
    0:45:41  211271.1      0.26       0.7      29.7                           80909112.0000
    0:45:41  211272.6      0.26       0.7      29.7                           80755752.0000
    0:45:41  211272.6      0.26       0.7      29.7                           80755752.0000
    0:45:58  211324.2      0.24       0.5      29.7                           84962696.0000
    0:45:58  211324.2      0.24       0.5      29.7                           84962696.0000
    0:45:58  211323.9      0.24       0.5      29.7                           84909576.0000
    0:45:58  211323.9      0.24       0.5      29.7                           84909576.0000
    0:46:12  211323.9      0.24       0.5      29.7                           84909576.0000
    0:46:12  211323.9      0.24       0.5      29.7                           84909576.0000
    0:46:15  211324.4      0.24       0.5      29.7                           85078040.0000
    0:46:15  211324.4      0.24       0.5      29.7                           85078040.0000
    0:46:33  211327.5      0.22       0.5      29.7                           85383688.0000
    0:46:33  211327.5      0.22       0.5      29.7                           85383688.0000
    0:46:34  211328.0      0.22       0.5      29.7                           85537656.0000
    0:46:34  211328.0      0.22       0.5      29.7                           85537656.0000
    0:46:43  211328.0      0.22       0.5      29.7                           85537656.0000
    0:46:43  211328.0      0.22       0.5      29.7                           85537656.0000
    0:46:45  211328.0      0.22       0.5      29.7                           85537656.0000
    0:46:45  211328.0      0.22       0.5      29.7                           85537656.0000
    0:46:53  211328.0      0.22       0.5      29.7                           85537656.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:46:53  211328.0      0.22       0.5      29.7                           85537656.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:46:54  211348.6      0.22       0.5      24.0                           87396896.0000
    0:47:05  211348.3      0.22       0.5      24.0                           87314936.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:47:05  211348.3      0.22       0.5      24.0                           87314936.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:47:05  211315.3      0.22       0.4      24.0                           83198456.0000
    0:47:11  211315.3      0.22       0.4      24.0                           83198456.0000
    0:47:11  211315.3      0.22       0.4      24.0                           83198456.0000
    0:47:11  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:11  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:17  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:17  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:17  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:17  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:22  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:22  211313.3      0.22       0.4      24.0                           82941960.0000
    0:47:25  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:25  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:35  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:35  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:37  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:37  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:46  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:46  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:48  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:48  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:57  211313.5      0.22       0.4      24.0                           83008952.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:47:57  211313.5      0.22       0.4      24.0                           83008952.0000
    0:47:57  211304.6      0.22       0.4      24.0                           81843440.0000
    0:47:57  211306.4      0.22       0.4      24.0                           82206352.0000
    0:47:57  211306.4      0.22       0.4      24.0                           82206352.0000
    0:47:57  211309.4      0.22       0.4      24.0                           82576688.0000
    0:47:58  211312.7      0.21       0.4      24.0                           82571400.0000
    0:48:00  211312.7      0.21       0.4      24.0                           82571400.0000
    0:48:00  211312.7      0.21       0.4      24.0                           82571400.0000
    0:48:00  211312.7      0.21       0.4      24.0                           82571400.0000
    0:48:00  211312.7      0.21       0.4      24.0                           82571400.0000
    0:48:00  211312.7      0.21       0.4      24.0                           82593496.0000
    0:48:00  211309.9      0.21       0.4      24.0                           81139864.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:56:58 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.644
  Critical Path Slack:          0.980
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.035
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.777
  Total Hold Violation:        -5.596
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.831
  Critical Path Slack:         -0.204
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.204
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.163
  Total Hold Violation:        -7.720
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         0.838
  Critical Path Slack:         -0.215
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.215
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.164
  Total Hold Violation:       -18.075
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                346
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   4
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       242
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         566.487
  Noncombinational Area:      836.134
  Buf/Inv Area:                59.978
  Total Buffer Area:            8.641
  Total Inverter Area:         51.337
  Macro/Black Box Area:    209907.328
  Net Area:                   894.808
  -----------------------------------
  Cell Area:               211309.949
  Design Area:             212204.757


  Design Rules
  -----------------------------------
  Total Number of Nets:           481
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.030
  Logic Optimization:                 3.408
  Mapping Optimization:             140.743
  -----------------------------------------
  Overall Compile Time:             150.052
  Overall Compile Wall Clock Time:  150.897

  --------------------------------------------------------------------

  Design  WNS: 0.215  TNS: 0.418  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.961  TNS: 54.426  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -1.8 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1.8 -max -clock wclk -add_delay {winc}
1
set_input_delay -1.8 -max -clock wclk -add_delay {rinc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay -0.5 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:53:59  211369.2      0.30       0.9      29.7                           111548064.0000
    0:53:59  211369.2      0.30       0.9      29.7                           111548064.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:53:59  211245.7      0.35       1.2      29.7                           77427624.0000
    0:54:01  211277.2      0.26       0.7      29.7                           82273512.0000
    0:54:01  211277.2      0.26       0.7      29.7                           82273512.0000
    0:54:02  211284.8      0.26       0.7      29.7                           82716648.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:54:02  211282.8      0.26       0.7      29.7                           82614000.0000
    0:54:02  211278.2      0.26       0.7      29.7                           82240808.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:54:02  211272.1      0.26       0.7      29.7                           81010456.0000
    0:54:02  211271.1      0.26       0.7      29.7                           80909112.0000
    0:54:02  211271.1      0.26       0.7      29.7                           80909112.0000
    0:54:02  211272.3      0.26       0.7      29.7                           80673784.0000
    0:54:02  211272.3      0.26       0.7      29.7                           80673784.0000
    0:54:19  211323.9      0.24       0.5      29.7                           84880736.0000
    0:54:19  211323.9      0.24       0.5      29.7                           84880736.0000
    0:54:19  211323.7      0.24       0.5      29.7                           84827608.0000
    0:54:19  211323.7      0.24       0.5      29.7                           84827608.0000
    0:54:33  211323.7      0.24       0.5      29.7                           84827608.0000
    0:54:33  211323.7      0.24       0.5      29.7                           84827608.0000
    0:54:37  211324.2      0.24       0.5      29.7                           84996072.0000
    0:54:37  211324.2      0.24       0.5      29.7                           84996072.0000
    0:54:54  211327.2      0.22       0.5      29.7                           85301728.0000
    0:54:54  211327.2      0.22       0.5      29.7                           85301728.0000
    0:54:56  211327.7      0.22       0.5      29.7                           85455688.0000
    0:54:56  211327.7      0.22       0.5      29.7                           85455688.0000
    0:55:05  211327.7      0.22       0.5      29.7                           85455688.0000
    0:55:05  211327.7      0.22       0.5      29.7                           85455688.0000
    0:55:07  211327.7      0.22       0.5      29.7                           85455688.0000
    0:55:07  211327.7      0.22       0.5      29.7                           85455688.0000
    0:55:15  211327.7      0.22       0.5      29.7                           85455688.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:55:15  211327.7      0.22       0.5      29.7                           85455688.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:55:16  211348.3      0.22       0.5      24.0                           87314936.0000
    0:55:26  211348.1      0.22       0.5      24.0                           87232968.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:55:26  211348.1      0.22       0.5      24.0                           87232968.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:55:27  211315.0      0.22       0.4      24.0                           83116496.0000
    0:55:33  211315.0      0.22       0.4      24.0                           83116496.0000
    0:55:33  211315.0      0.22       0.4      24.0                           83116496.0000
    0:55:33  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:33  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:38  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:38  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:38  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:38  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:43  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:43  211313.0      0.22       0.4      24.0                           82860000.0000
    0:55:46  211313.3      0.22       0.4      24.0                           82926992.0000
    0:55:46  211313.3      0.22       0.4      24.0                           82926992.0000
    0:55:55  211313.3      0.22       0.4      24.0                           82926992.0000
    0:55:55  211313.3      0.22       0.4      24.0                           82926992.0000
    0:55:58  211313.3      0.22       0.4      24.0                           82926992.0000
    0:55:58  211313.3      0.22       0.4      24.0                           82926992.0000
    0:56:07  211313.3      0.22       0.4      24.0                           82926992.0000
    0:56:07  211313.3      0.22       0.4      24.0                           82926992.0000
    0:56:09  211313.3      0.22       0.4      24.0                           82926992.0000
    0:56:09  211313.3      0.22       0.4      24.0                           82926992.0000
    0:56:18  211313.3      0.22       0.4      24.0                           82926992.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:56:18  211313.3      0.22       0.4      24.0                           82926992.0000
    0:56:18  211304.4      0.22       0.4      24.0                           81761472.0000
    0:56:18  211306.1      0.22       0.4      24.0                           82124384.0000
    0:56:18  211306.1      0.22       0.4      24.0                           82124384.0000
    0:56:18  211309.2      0.22       0.4      24.0                           82494720.0000
    0:56:19  211312.5      0.21       0.4      24.0                           82489432.0000
    0:56:21  211312.5      0.21       0.4      24.0                           82489432.0000
    0:56:21  211312.5      0.21       0.4      24.0                           82489432.0000
    0:56:21  211312.5      0.21       0.4      24.0                           82489432.0000
    0:56:21  211312.5      0.21       0.4      24.0                           82489432.0000
    0:56:21  211312.5      0.21       0.4      24.0                           82511528.0000
    0:56:22  211309.9      0.21       0.4      24.0                           81139864.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:06:13 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.644
  Critical Path Slack:          0.480
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.461
  Total Hold Violation:        -8.035
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.777
  Total Hold Violation:        -5.596
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.831
  Critical Path Slack:         -0.204
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.204
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.163
  Total Hold Violation:        -7.720
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         0.838
  Critical Path Slack:         -0.215
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.215
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.164
  Total Hold Violation:       -18.075
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                346
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   4
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       242
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         566.487
  Noncombinational Area:      836.134
  Buf/Inv Area:                59.978
  Total Buffer Area:            8.641
  Total Inverter Area:         51.337
  Macro/Black Box Area:    209907.328
  Net Area:                   894.808
  -----------------------------------
  Cell Area:               211309.949
  Design Area:             212204.757


  Design Rules
  -----------------------------------
  Total Number of Nets:           481
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.040
  Logic Optimization:                 3.325
  Mapping Optimization:             141.239
  -----------------------------------------
  Overall Compile Time:             150.609
  Overall Compile Wall Clock Time:  151.558

  --------------------------------------------------------------------

  Design  WNS: 0.215  TNS: 0.418  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.777  TNS: 39.426  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -0.8 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.8 -max -clock wclk -add_delay {winc}
1
set_input_delay -0.8 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:58:45  211369.2      0.30       0.9      29.7                           111548064.0000
    0:58:45  211369.2      0.30       0.9      29.7                           111548064.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:58:45  211245.7      0.35       1.2      29.7                           77427624.0000
    0:58:47  211277.2      0.26       0.7      29.7                           82273512.0000
    0:58:47  211277.2      0.26       0.7      29.7                           82273512.0000
    0:58:48  211284.8      0.26       0.7      29.7                           82716648.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:58:48  211282.8      0.26       0.7      29.7                           82614000.0000
    0:58:48  211278.2      0.26       0.7      29.7                           82240808.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:58:48  211272.1      0.26       0.7      29.7                           81010456.0000
    0:58:48  211271.1      0.26       0.7      29.7                           80909112.0000
    0:58:48  211271.1      0.26       0.7      29.7                           80909112.0000
    0:58:48  211272.6      0.26       0.7      29.7                           80755752.0000
    0:58:48  211272.6      0.26       0.7      29.7                           80755752.0000
    0:59:04  211324.2      0.24       0.5      29.7                           84962696.0000
    0:59:04  211324.2      0.24       0.5      29.7                           84962696.0000
    0:59:04  211323.9      0.24       0.5      29.7                           84909576.0000
    0:59:04  211323.9      0.24       0.5      29.7                           84909576.0000
    0:59:19  211323.9      0.24       0.5      29.7                           84909576.0000
    0:59:19  211323.9      0.24       0.5      29.7                           84909576.0000
    0:59:22  211324.4      0.24       0.5      29.7                           85078040.0000
    0:59:22  211324.4      0.24       0.5      29.7                           85078040.0000
    0:59:39  211327.5      0.22       0.5      29.7                           85383688.0000
    0:59:39  211327.5      0.22       0.5      29.7                           85383688.0000
    0:59:41  211328.0      0.22       0.5      29.7                           85537656.0000
    0:59:41  211328.0      0.22       0.5      29.7                           85537656.0000
    0:59:50  211328.0      0.22       0.5      29.7                           85537656.0000
    0:59:50  211328.0      0.22       0.5      29.7                           85537656.0000
    0:59:52  211328.0      0.22       0.5      29.7                           85537656.0000
    0:59:52  211328.0      0.22       0.5      29.7                           85537656.0000
    1:00:01  211328.0      0.22       0.5      29.7                           85537656.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:00:01  211328.0      0.22       0.5      29.7                           85537656.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:00:01  211348.6      0.22       0.5      24.0                           87396896.0000
    1:00:12  211348.3      0.22       0.5      24.0                           87314936.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:00:12  211348.3      0.22       0.5      24.0                           87314936.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    1:00:12  211315.3      0.22       0.4      24.0                           83198456.0000
    1:00:19  211315.3      0.22       0.4      24.0                           83198456.0000
    1:00:19  211315.3      0.22       0.4      24.0                           83198456.0000
    1:00:19  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:19  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:24  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:24  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:24  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:24  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:29  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:29  211313.0      0.22       0.4      24.0                           82860000.0000
    1:00:32  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:32  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:41  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:41  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:43  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:43  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:52  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:52  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:54  211313.3      0.22       0.4      24.0                           82926992.0000
    1:00:54  211313.3      0.22       0.4      24.0                           82926992.0000
    1:01:04  211313.3      0.22       0.4      24.0                           82926992.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:01:04  211313.3      0.22       0.4      24.0                           82926992.0000
    1:01:04  211304.4      0.22       0.4      24.0                           81761472.0000
    1:01:04  211306.1      0.22       0.4      24.0                           82124384.0000
    1:01:04  211306.1      0.22       0.4      24.0                           82124384.0000
    1:01:04  211309.2      0.22       0.4      24.0                           82494720.0000
    1:01:04  211312.5      0.21       0.4      24.0                           82489432.0000
    1:01:07  211312.5      0.21       0.4      24.0                           82489432.0000
    1:01:07  211312.5      0.21       0.4      24.0                           82489432.0000
    1:01:07  211312.5      0.21       0.4      24.0                           82489432.0000
    1:01:07  211312.5      0.21       0.4      24.0                           82489432.0000
    1:01:07  211312.5      0.21       0.4      24.0                           82511528.0000
    1:01:07  211309.9      0.21       0.4      24.0                           81139864.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:10:04 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.644
  Critical Path Slack:          0.780
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.035
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.777
  Total Hold Violation:        -5.596
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.831
  Critical Path Slack:         -0.204
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.204
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.163
  Total Hold Violation:        -7.720
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         0.838
  Critical Path Slack:         -0.215
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.215
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.164
  Total Hold Violation:       -18.075
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                346
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   4
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       242
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         566.487
  Noncombinational Area:      836.134
  Buf/Inv Area:                59.978
  Total Buffer Area:            8.641
  Total Inverter Area:         51.337
  Macro/Black Box Area:    209907.328
  Net Area:                   894.808
  -----------------------------------
  Cell Area:               211309.949
  Design Area:             212204.757


  Design Rules
  -----------------------------------
  Total Number of Nets:           481
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.035
  Logic Optimization:                 3.494
  Mapping Optimization:             140.741
  -----------------------------------------
  Overall Compile Time:             150.182
  Overall Compile Wall Clock Time:  151.132

  --------------------------------------------------------------------

  Design  WNS: 0.215  TNS: 0.418  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.961  TNS: 54.426  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -0.1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.1 -max -clock wclk -add_delay {winc}
1
set_input_delay -0.1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:03:47  211369.2      0.30       0.9      29.7                           111548064.0000
    1:03:47  211369.2      0.30       0.9      29.7                           111548064.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:03:47  211245.7      0.35       1.2      29.7                           77427624.0000
    1:03:50  211280.2      0.25       0.7      29.7                           82773768.0000
    1:03:50  211280.2      0.25       0.7      29.7                           82773768.0000
    1:03:50  211288.1      0.25       0.7      29.7                           83256568.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:03:50  211286.1      0.25       0.7      29.7                           83153920.0000
    1:03:50  211281.5      0.25       0.7      29.7                           82780720.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:03:50  211272.3      0.25       0.6      29.7                           80969800.0000
    1:03:50  211272.3      0.25       0.6      29.7                           80969800.0000
    1:03:50  211272.3      0.25       0.6      29.7                           80969800.0000
    1:03:50  211273.4      0.25       0.6      29.7                           80700464.0000
    1:03:50  211273.4      0.25       0.6      29.7                           80700464.0000
    1:03:58  211299.0      0.23       0.5      29.7                           82195800.0000
    1:03:58  211299.0      0.23       0.5      29.7                           82195800.0000
    1:03:58  211299.0      0.23       0.5      29.7                           82195800.0000
    1:03:58  211299.0      0.23       0.5      29.7                           82195800.0000
    1:04:03  211299.0      0.23       0.5      29.7                           82195800.0000
    1:04:03  211299.0      0.23       0.5      29.7                           82195800.0000
    1:04:05  211295.5      0.22       0.5      29.7                           81901488.0000
    1:04:05  211295.5      0.22       0.5      29.7                           81901488.0000
    1:04:10  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:10  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:11  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:11  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:17  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:17  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:18  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:18  211296.0      0.22       0.5      29.7                           82022808.0000
    1:04:23  211296.0      0.22       0.5      29.7                           82022808.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:04:23  211296.0      0.22       0.5      29.7                           82022808.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:04:24  211326.5      0.21       0.4      24.0                           86408488.0000
    1:04:33  211326.5      0.21       0.4      24.0                           86228544.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:04:33  211326.5      0.21       0.4      24.0                           86228544.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    1:04:33  211294.2      0.21       0.4      24.0                           81501544.0000
    1:04:40  211308.4      0.21       0.4      24.0                           81779912.0000
    1:04:40  211308.4      0.21       0.4      24.0                           81779912.0000
    1:04:41  211308.2      0.21       0.4      24.0                           81716080.0000
    1:04:41  211308.2      0.21       0.4      24.0                           81716080.0000
    1:04:47  211308.2      0.21       0.4      24.0                           81716080.0000
    1:04:47  211308.2      0.21       0.4      24.0                           81716080.0000
    1:04:47  211308.7      0.21       0.4      24.0                           81870040.0000
    1:04:47  211308.7      0.21       0.4      24.0                           81870040.0000
    1:04:52  211308.7      0.21       0.4      24.0                           81870040.0000
    1:04:52  211308.7      0.21       0.4      24.0                           81870040.0000
    1:04:55  211312.0      0.21       0.4      24.0                           82239656.0000
    1:04:55  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:03  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:03  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:05  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:05  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:13  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:13  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:15  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:15  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:23  211312.0      0.21       0.4      24.0                           82239656.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:05:23  211312.0      0.21       0.4      24.0                           82239656.0000
    1:05:23  211304.4      0.21       0.4      24.0                           81393824.0000
    1:05:23  211304.4      0.21       0.4      24.0                           81393824.0000
    1:05:23  211304.4      0.21       0.4      24.0                           81393824.0000
    1:05:23  211307.4      0.21       0.4      24.0                           81675776.0000
    1:05:24  211320.6      0.20       0.4      24.0                           83069376.0000
    1:05:26  211320.9      0.20       0.4      24.0                           83150664.0000
    1:05:26  211320.9      0.20       0.4      24.0                           83150664.0000
    1:05:26  211320.9      0.20       0.4      24.0                           83150664.0000
    1:05:26  211320.9      0.20       0.4      24.0                           83150664.0000
    1:05:26  211320.9      0.20       0.4      24.0                           83150664.0000
    1:05:26  211319.1      0.20       0.4      24.0                           82317528.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:14:25 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.624
  Critical Path Slack:          0.100
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.451
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.774
  Total Hold Violation:        -5.593
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.815
  Critical Path Slack:         -0.186
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.186
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.170
  Total Hold Violation:        -7.705
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.822
  Critical Path Slack:         -0.199
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.199
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.226
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                347
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   3
  Inv Cell Count:                  41
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       243
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         576.144
  Noncombinational Area:      835.625
  Buf/Inv Area:                59.470
  Total Buffer Area:            6.099
  Total Inverter Area:         53.370
  Macro/Black Box Area:    209907.328
  Net Area:                   905.230
  -----------------------------------
  Cell Area:               211319.098
  Design Area:             212224.328


  Design Rules
  -----------------------------------
  Total Number of Nets:           483
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.038
  Logic Optimization:                 3.564
  Mapping Optimization:              98.531
  -----------------------------------------
  Overall Compile Time:             108.110
  Overall Compile Wall Clock Time:  108.958

  --------------------------------------------------------------------

  Design  WNS: 0.199  TNS: 0.384  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.961  TNS: 53.976  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:16:06 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.624
  Critical Path Slack:          0.100
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.451
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.774
  Total Hold Violation:        -5.593
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.815
  Critical Path Slack:         -0.186
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.186
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.170
  Total Hold Violation:        -7.705
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.822
  Critical Path Slack:         -0.199
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.199
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.226
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                347
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   3
  Inv Cell Count:                  41
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       243
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         576.144
  Noncombinational Area:      835.625
  Buf/Inv Area:                59.470
  Total Buffer Area:            6.099
  Total Inverter Area:         53.370
  Macro/Black Box Area:    209907.328
  Net Area:                   905.230
  -----------------------------------
  Cell Area:               211319.098
  Design Area:             212224.328


  Design Rules
  -----------------------------------
  Total Number of Nets:           483
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.038
  Logic Optimization:                 3.564
  Mapping Optimization:              98.531
  -----------------------------------------
  Overall Compile Time:             108.110
  Overall Compile Wall Clock Time:  108.958

  --------------------------------------------------------------------

  Design  WNS: 0.199  TNS: 0.384  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.961  TNS: 53.976  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:16:09 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.624
  Critical Path Slack:          0.100
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.451
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.774
  Total Hold Violation:        -5.593
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.815
  Critical Path Slack:         -0.186
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.186
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.170
  Total Hold Violation:        -7.705
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.822
  Critical Path Slack:         -0.199
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.199
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.226
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                347
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   3
  Inv Cell Count:                  41
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       243
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         576.144
  Noncombinational Area:      835.625
  Buf/Inv Area:                59.470
  Total Buffer Area:            6.099
  Total Inverter Area:         53.370
  Macro/Black Box Area:    209907.328
  Net Area:                   905.230
  -----------------------------------
  Cell Area:               211319.098
  Design Area:             212224.328


  Design Rules
  -----------------------------------
  Total Number of Nets:           483
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.038
  Logic Optimization:                 3.564
  Mapping Optimization:              98.531
  -----------------------------------------
  Overall Compile Time:             108.110
  Overall Compile Wall Clock Time:  108.958

  --------------------------------------------------------------------

  Design  WNS: 0.199  TNS: 0.384  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.961  TNS: 53.976  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.1 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:07:32  211493.7      0.30       0.7      29.7                           121635312.0000
    1:07:32  211491.2      0.30       0.7      29.7                           121543000.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:07:33  211354.4      0.40       1.4      29.7                           82237016.0000
    1:07:35  211375.5      0.26       0.6      29.7                           85213648.0000
    1:07:35  211375.5      0.26       0.6      29.7                           85213648.0000
    1:07:35  211377.3      0.26       0.6      29.7                           85248360.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:07:35  211375.3      0.26       0.6      29.7                           85145712.0000
    1:07:35  211372.2      0.26       0.6      29.7                           85096400.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:07:35  211362.3      0.26       0.6      29.7                           83378104.0000
    1:07:35  211362.0      0.26       0.6      29.7                           83299896.0000
    1:07:35  211362.0      0.26       0.6      29.7                           83299896.0000
    1:07:35  211362.8      0.26       0.6      29.7                           83052640.0000
    1:07:35  211362.8      0.26       0.6      29.7                           83052640.0000
    1:07:38  211409.3      0.24       0.5      29.7                           86746752.0000
    1:07:38  211409.3      0.24       0.5      29.7                           86746752.0000
    1:07:38  211409.8      0.24       0.5      29.7                           87050136.0000
    1:07:38  211409.8      0.24       0.5      29.7                           87050136.0000
    1:07:48  211456.1      0.21       0.4      29.7                           93921912.0000
    1:07:48  211456.1      0.21       0.4      29.7                           93921912.0000
    1:07:51  211459.6      0.21       0.4      29.7                           94129328.0000
    1:07:51  211459.6      0.21       0.4      29.7                           94129328.0000
    1:08:06  211459.6      0.21       0.4      29.7                           94129328.0000
    1:08:06  211459.6      0.21       0.4      29.7                           94129328.0000
    1:08:10  211459.6      0.21       0.4      29.7                           94129328.0000
    1:08:10  211459.6      0.21       0.4      29.7                           94129328.0000
    1:08:20  211521.7      0.21       0.4      29.7                           103064320.0000
    1:08:20  211521.7      0.21       0.4      29.7                           103064320.0000
    1:08:24  211508.2      0.21       0.5      29.7                           100090344.0000
    1:08:24  211508.2      0.21       0.5      29.7                           100090344.0000
    1:08:40  211519.4      0.21       0.4      29.7                           100519560.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:08:40  211519.4      0.21       0.4      29.7                           100519560.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:08:40  211552.7      0.20       0.4      24.0                           103537088.0000
    1:08:49  211566.6      0.20       0.4      24.0                           104179328.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:08:49  211566.6      0.20       0.4      24.0                           104179328.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    1:08:49  211460.1      0.20       0.3      24.0                           89007552.0000
    1:08:55  211462.7      0.20       0.3      24.0                           89021072.0000
    1:08:55  211462.7      0.20       0.3      24.0                           89021072.0000
    1:08:55  211452.5      0.20       0.3      24.0                           85915584.0000
    1:08:55  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:05  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:05  211452.5      0.20       0.3      24.0                           85915584.0000
    1:09:07  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:07  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:12  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:12  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:14  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:14  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:19  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:19  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:20  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:20  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:25  211459.1      0.20       0.3      24.0                           86645200.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:09:25  211459.1      0.20       0.3      24.0                           86645200.0000
    1:09:25  211451.8      0.20       0.3      24.0                           85368008.0000
    1:09:25  211450.7      0.20       0.3      24.0                           85497312.0000
    1:09:25  211450.7      0.20       0.3      24.0                           85497312.0000
    1:09:26  211452.0      0.20       0.3      24.0                           85824000.0000
    1:09:26  211452.5      0.20       0.3      24.0                           85867144.0000
    1:09:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:09:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:09:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:09:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:09:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:09:28  211452.0      0.20       0.3      24.0                           84855904.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:18:24 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.515
  Critical Path Slack:          0.005
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -24.313
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.777
  Total Hold Violation:        -5.596
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.829
  Critical Path Slack:         -0.199
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.208
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.166
  Total Hold Violation:        -8.030
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.737
  Critical Path Slack:         -0.117
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.117
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.842
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                426
  Buf/Inv Cell Count:              62
  Buf Cell Count:                   7
  Inv Cell Count:                  55
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       322
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         707.537
  Noncombinational Area:      837.150
  Buf/Inv Area:                85.647
  Total Buffer Area:           14.232
  Total Inverter Area:         71.414
  Macro/Black Box Area:    209907.328
  Net Area:                   934.422
  -----------------------------------
  Cell Area:               211452.015
  Design Area:             212386.437


  Design Rules
  -----------------------------------
  Total Number of Nets:           565
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.037
  Logic Optimization:                 6.387
  Mapping Optimization:             113.806
  -----------------------------------------
  Overall Compile Time:             126.192
  Overall Compile Wall Clock Time:  127.033

  --------------------------------------------------------------------

  Design  WNS: 0.199  TNS: 0.325  Number of Violating Paths: 4


  Design (Hold)  WNS: 0.961  TNS: 55.781  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay -0.01 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -0.01 -max -clock wclk -add_delay {winc}
1
set_input_delay -0.01 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:11:45  211472.6      0.30       0.9      29.7                           114630496.0000
    1:11:45  211469.3      0.30       0.9      29.7                           114580696.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:11:45  211342.7      0.35       1.4      29.7                           79956416.0000
    1:11:48  211388.0      0.25       0.8      29.7                           86901744.0000
    1:11:48  211388.0      0.25       0.8      29.7                           86901744.0000
    1:11:48  211391.3      0.26       0.8      29.7                           87146656.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:11:48  211389.2      0.26       0.8      29.7                           87044008.0000
    1:11:48  211380.1      0.26       0.8      29.7                           86650472.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:11:48  211350.4      0.26       0.8      29.7                           82708624.0000
    1:11:48  211350.4      0.26       0.8      29.7                           82708624.0000
    1:11:48  211350.4      0.26       0.8      29.7                           82708624.0000
    1:11:48  211352.4      0.26       0.8      29.7                           82752728.0000
    1:11:48  211352.4      0.26       0.8      29.7                           82752728.0000
    1:11:53  211381.6      0.22       0.5      29.7                           85125504.0000
    1:11:53  211381.6      0.22       0.5      29.7                           85125504.0000
    1:11:53  211381.6      0.22       0.5      29.7                           85139904.0000
    1:11:53  211381.6      0.22       0.5      29.7                           85139904.0000
    1:12:03  211381.4      0.22       0.5      29.7                           85072384.0000
    1:12:03  211381.4      0.22       0.5      29.7                           85072384.0000
    1:12:06  211392.0      0.21       0.5      29.7                           88043408.0000
    1:12:06  211392.0      0.21       0.5      29.7                           88043408.0000
    1:12:14  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:14  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:16  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:16  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:23  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:23  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:25  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:25  211392.5      0.21       0.5      29.7                           88058440.0000
    1:12:33  211392.5      0.21       0.5      29.7                           88058440.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:12:33  211392.5      0.21       0.5      29.7                           88058440.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    1:12:33  211428.4      0.21       0.4      24.0 wptr_full/wfull_reg/D     91552384.0000
    1:12:34  211437.0      0.21       0.4      24.0 wptr_full/wfull_reg/D     92231344.0000
    1:12:34  211437.0      0.21       0.4      24.0                           92231344.0000
    1:12:41  211438.8      0.21       0.4      24.0                           92420640.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:12:41  211438.8      0.21       0.4      24.0                           92420640.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    1:12:42  211405.8      0.20       0.4      24.0                           87006400.0000
    1:12:47  211402.5      0.20       0.4      24.0                           86894216.0000
    1:12:47  211402.5      0.20       0.4      24.0                           86894216.0000
    1:12:47  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:47  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:51  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:52  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:52  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:52  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:56  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:56  211396.4      0.20       0.4      24.0                           85915904.0000
    1:12:58  211397.4      0.20       0.4      24.0                           86185064.0000
    1:12:58  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:03  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:03  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:04  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:04  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:10  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:10  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:11  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:11  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:16  211397.4      0.20       0.4      24.0                           86185064.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:13:16  211397.4      0.20       0.4      24.0                           86185064.0000
    1:13:16  211382.9      0.21       0.4      24.0                           83703528.0000
    1:13:17  211383.7      0.21       0.4      24.0                           83923896.0000
    1:13:17  211383.7      0.21       0.4      24.0                           83923896.0000
    1:13:17  211386.7      0.21       0.4      24.0                           84352136.0000
    1:13:17  211386.2      0.20       0.4      24.0                           83877552.0000
    1:13:19  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:19  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:20  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:20  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:22  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:22  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:23  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:23  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:23  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:23  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:23  211392.8      0.20       0.5      24.0                           84805264.0000
    1:13:23  211391.3      0.20       0.5      24.0                           83836472.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:22:31 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.542
  Critical Path Slack:          0.089
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.110
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.780
  Total Hold Violation:        -5.599
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.833
  Critical Path Slack:         -0.204
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.220
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.179
  Total Hold Violation:        -7.284
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.760
  Critical Path Slack:         -0.140
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.235
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.168
  Total Hold Violation:       -17.782
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                390
  Buf/Inv Cell Count:              48
  Buf Cell Count:                   6
  Inv Cell Count:                  42
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       286
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         648.321
  Noncombinational Area:      835.625
  Buf/Inv Area:                67.348
  Total Buffer Area:           13.215
  Total Inverter Area:         54.133
  Macro/Black Box Area:    209907.328
  Net Area:                   915.952
  -----------------------------------
  Cell Area:               211391.275
  Design Area:             212307.227


  Design Rules
  -----------------------------------
  Total Number of Nets:           529
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.038
  Logic Optimization:                 3.742
  Mapping Optimization:              97.360
  -----------------------------------------
  Overall Compile Time:             107.220
  Overall Compile Wall Clock Time:  108.218

  --------------------------------------------------------------------

  Design  WNS: 0.204  TNS: 0.454  Number of Violating Paths: 6


  Design (Hold)  WNS: 0.961  TNS: 53.774  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.2 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.2 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.2 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:16:38  211489.6      0.29       1.4      29.7                           116381672.0000
    1:16:39  211486.3      0.30       1.4      29.7                           116267848.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:16:39  211362.6      0.33       1.5      29.7                           81054576.0000
    1:16:43  211402.7      0.27       1.1      29.7                           86438936.0000
    1:16:43  211402.7      0.27       1.1      29.7                           86438936.0000
    1:16:43  211402.5      0.27       1.2      29.7                           86390568.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:16:43  211402.2      0.27       1.2      29.7                           86391960.0000
    1:16:43  211394.3      0.27       1.2      29.7                           85962968.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:16:43  211373.2      0.26       1.1      29.7                           82623344.0000
    1:16:43  211376.8      0.25       1.1      29.7                           82974368.0000
    1:16:43  211376.8      0.25       1.1      29.7                           82974368.0000
    1:16:43  211377.3      0.25       1.1      29.7                           82630720.0000
    1:16:43  211377.3      0.25       1.1      29.7                           82630720.0000
    1:17:00  211430.2      0.22       0.9      29.7                           85936544.0000
    1:17:01  211430.2      0.22       0.9      29.7                           85936544.0000
    1:17:01  211430.7      0.21       0.9      29.7                           86090504.0000
    1:17:01  211430.7      0.21       0.9      29.7                           86090504.0000
    1:17:14  211430.7      0.21       0.8      29.7                           86110312.0000
    1:17:14  211430.7      0.21       0.8      29.7                           86110312.0000
    1:17:18  211452.5      0.21       0.8      29.7                           89533344.0000
    1:17:18  211452.5      0.21       0.8      29.7                           89533344.0000
    1:17:31  211465.7      0.21       0.8      29.7                           92450120.0000
    1:17:31  211465.7      0.21       0.8      29.7                           92450120.0000
    1:17:35  211465.7      0.21       0.8      29.7                           92505256.0000
    1:17:35  211465.7      0.21       0.8      29.7                           92505256.0000
    1:17:47  211467.8      0.21       0.7      29.7                           92651952.0000
    1:17:47  211467.8      0.21       0.7      29.7                           92651952.0000
    1:17:51  211467.8      0.21       0.8      29.7                           92707088.0000
    1:17:51  211467.8      0.21       0.8      29.7                           92707088.0000
    1:18:05  211469.8      0.21       0.7      29.7                           92853784.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:18:05  211469.8      0.21       0.7      29.7                           92853784.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:18:05  211527.2      0.16       0.5      24.0 wptr_full/wfull_reg/D     99357632.0000
    1:18:06  211557.2      0.16       0.4      24.0                           101866264.0000
    1:18:23  211588.0      0.18       0.5      24.0                           103312704.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:18:23  211588.0      0.18       0.5      24.0                           103312704.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)
    1:18:24  211527.2      0.14       0.4      24.0                           90889360.0000
    1:18:25  211533.3      0.16       0.4      24.0                           91026216.0000
    1:18:25  211533.3      0.16       0.4      24.0                           91026216.0000
    1:18:25  211530.3      0.15       0.4      24.0                           90155336.0000
    1:18:25  211530.3      0.15       0.4      24.0                           90155336.0000
    1:18:27  211553.4      0.17       0.4      24.0                           91365320.0000
    1:18:27  211553.4      0.17       0.4      24.0                           91365320.0000
    1:18:28  211554.2      0.17       0.4      24.0                           91613952.0000
    1:18:28  211554.2      0.17       0.4      24.0                           91613952.0000
    1:18:28  211554.2      0.17       0.4      24.0                           91613952.0000
    1:18:28  211554.2      0.17       0.4      24.0                           91613952.0000
    1:18:33  211560.8      0.16       0.4      24.0                           92173792.0000
    1:18:33  211560.8      0.16       0.4      24.0                           92173792.0000
    1:18:33  211556.0      0.16       0.4      24.0                           91755152.0000
    1:18:33  211556.0      0.16       0.4      24.0                           91755152.0000
    1:18:37  211557.5      0.16       0.4      24.0                           91799952.0000
    1:18:37  211557.5      0.16       0.4      24.0                           91799952.0000
    1:18:43  211571.0      0.18       0.5      24.0                           92538432.0000
    1:18:43  211571.0      0.18       0.5      24.0                           92538432.0000
    1:18:46  211575.8      0.15       0.4      24.0                           92936552.0000
    1:18:46  211575.8      0.15       0.4      24.0                           92936552.0000
    1:18:57  211575.0      0.14       0.4      24.0                           92760312.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:18:57  211575.0      0.14       0.4      24.0                           92760312.0000
    1:18:57  211539.7      0.14       0.4      24.0                           87829440.0000
    1:18:57  211528.8      0.14       0.4      24.0                           86951608.0000
    1:18:57  211528.8      0.14       0.4      24.0                           86951608.0000
    1:18:57  211529.0      0.14       0.3      24.0                           87243232.0000
    1:18:58  211541.7      0.14       0.3      24.0 wptr_full/wfull_reg/D     88715168.0000
    1:18:58  211545.0      0.14       0.3      24.0                           88870608.0000
    1:19:02  211546.6      0.14       0.3      24.0                           89133976.0000
    1:19:02  211546.6      0.14       0.3      24.0                           89133976.0000
    1:19:02  211546.3      0.14       0.3      24.0                           89052016.0000
    1:19:02  211546.3      0.14       0.3      24.0                           89052016.0000
    1:19:02  211546.6      0.14       0.3      24.0                           89133976.0000
    1:19:02  211544.8      0.14       0.3      24.0                           88539240.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:28:40 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.464
  Critical Path Slack:         -0.041
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.041
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -24.744
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.781
  Total Hold Violation:        -5.600
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.768
  Critical Path Slack:         -0.145
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.145
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.187
  Total Hold Violation:        -7.996
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.725
  Critical Path Slack:         -0.102
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.105
  No. of Violating Paths:       2.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.601
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                478
  Buf/Inv Cell Count:              76
  Buf Cell Count:                   6
  Inv Cell Count:                  70
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       374
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         798.775
  Noncombinational Area:      838.675
  Buf/Inv Area:               103.182
  Total Buffer Area:           12.199
  Total Inverter Area:         90.984
  Macro/Black Box Area:    209907.328
  Net Area:                   955.482
  -----------------------------------
  Cell Area:               211544.778
  Design Area:             212500.260


  Design Rules
  -----------------------------------
  Total Number of Nets:           625
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.029
  Logic Optimization:                11.589
  Mapping Optimization:             141.674
  -----------------------------------------
  Overall Compile Time:             159.789
  Overall Compile Wall Clock Time:  160.702

  --------------------------------------------------------------------

  Design  WNS: 0.145  TNS: 0.249  Number of Violating Paths: 3


  Design (Hold)  WNS: 0.961  TNS: 55.941  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.25 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.25 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.25 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:22:18  211564.9      0.25       1.2      29.7                           120250760.0000
    1:22:18  211558.0      0.27       1.2      29.7                           120066408.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:22:19  211440.1      0.35       1.6      29.7                           85513096.0000
    1:22:23  211477.9      0.26       1.0      29.7                           88568704.0000
    1:22:23  211477.9      0.26       1.0      29.7                           88568704.0000
    1:22:23  211529.3      0.26       1.1      29.7                           100921424.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:22:23  211529.3      0.26       1.1      29.7                           100921424.0000
    1:22:23  211520.4      0.26       1.1      29.7                           100511960.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:22:23  211503.6      0.26       1.1      29.7                           97018968.0000
    1:22:23  211501.6      0.26       1.0      29.7                           96579152.0000
    1:22:23  211501.6      0.26       1.0      29.7                           96579152.0000
    1:22:24  211469.0      0.26       1.0      29.7                           87123320.0000
    1:22:24  211469.0      0.26       1.0      29.7                           87123320.0000
    1:22:25  211475.9      0.25       1.0      29.7                           85640912.0000
    1:22:25  211475.9      0.25       1.0      29.7                           85640912.0000
    1:22:25  211476.7      0.25       1.0      29.7                           85876168.0000
    1:22:25  211476.7      0.25       1.0      29.7                           85876168.0000
    1:22:26  211476.7      0.25       1.0      29.7                           85876168.0000
    1:22:26  211476.7      0.25       1.0      29.7                           85876168.0000
    1:22:30  211514.3      0.24       1.2      29.7                           93069056.0000
    1:22:30  211514.3      0.24       1.2      29.7                           93069056.0000
    1:22:37  211546.6      0.24       1.0      29.7                           92653256.0000
    1:22:37  211546.6      0.24       1.0      29.7                           92653256.0000
    1:22:42  211552.4      0.23       0.9      29.7                           93149960.0000
    1:22:42  211552.4      0.23       0.9      29.7                           93149960.0000
    1:22:55  211554.4      0.23       1.1      29.7                           92631088.0000
    1:22:55  211554.4      0.23       1.1      29.7                           92631088.0000
    1:23:00  211535.6      0.23       1.0      29.7                           89019112.0000
    1:23:00  211535.6      0.23       1.0      29.7                           89019112.0000
    1:23:04  211554.4      0.24       1.3      29.7                           89535600.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:23:04  211554.4      0.24       1.3      29.7                           89535600.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    1:23:04  211604.0      0.22       0.8      24.0 wptr_full/wfull_reg/D     95413464.0000
    1:23:05  211646.9      0.22       0.7      24.0 wptr_full/wfull_reg/D     99443352.0000
    1:23:06  211646.7      0.22       0.7      24.0                           99359304.0000
    1:23:21  211642.9      0.23       1.0      24.0                           94664472.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:23:21  211642.9      0.23       1.0      24.0                           94664472.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    1:23:22  211596.9      0.18       0.7      24.0                           93050440.0000
    1:23:23  211594.8      0.18       0.7      24.0                           92860272.0000
    1:23:23  211594.8      0.18       0.7      24.0                           92860272.0000
    1:23:23  211593.3      0.18       0.6      24.0                           92600768.0000
    1:23:23  211593.3      0.18       0.6      24.0                           92600768.0000
    1:23:33  211596.4      0.18       0.7      24.0                           92803288.0000
    1:23:33  211596.4      0.18       0.7      24.0                           92803288.0000
    1:23:33  211606.8      0.18       0.6      24.0                           95708320.0000
    1:23:33  211606.8      0.18       0.6      24.0                           95708320.0000
    1:23:46  211597.4      0.18       0.6      24.0                           93237648.0000
    1:23:46  211597.4      0.18       0.6      24.0                           93237648.0000
    1:23:52  211603.5      0.18       0.5      24.0                           93813224.0000
    1:23:52  211603.5      0.18       0.5      24.0                           93813224.0000
    1:24:13  211594.6      0.18       0.5      24.0                           91473584.0000
    1:24:13  211594.6      0.18       0.5      24.0                           91473584.0000
    1:24:17  211607.3      0.18       0.5      24.0                           93797656.0000
    1:24:17  211607.3      0.18       0.5      24.0                           93797656.0000
    1:24:30  211624.1      0.18       0.8      24.1                           92274520.0000
    1:24:30  211624.1      0.18       0.8      24.1                           92274520.0000
    1:24:35  211611.1      0.18       0.6      24.0                           91981656.0000
    1:24:35  211611.1      0.18       0.6      24.0                           91981656.0000
    1:24:45  211627.6      0.21       0.7      24.0                           94418824.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:24:45  211627.6      0.21       0.7      24.0                           94418824.0000
    1:24:45  211600.4      0.21       0.7      24.0                           88556816.0000
    1:24:45  211596.1      0.20       0.7      24.0                           89466104.0000
    1:24:45  211596.1      0.20       0.7      24.0                           89466104.0000
    1:24:46  211596.6      0.20       0.7      24.0                           89586152.0000
    1:24:46  211611.1      0.17       0.5      24.0 wptr_full/wfull_reg/D     94045792.0000
    1:24:47  211618.0      0.17       0.5      24.0                           94657000.0000
    1:24:51  211621.8      0.17       0.6      24.0                           95101152.0000
    1:24:51  211621.8      0.17       0.6      24.0                           95101152.0000
    1:24:51  211621.8      0.17       0.6      24.0                           95101152.0000
    1:24:51  211621.8      0.17       0.6      24.0                           95101152.0000
    1:24:51  211621.8      0.17       0.6      24.0                           95101152.0000
    1:24:51  211602.0      0.17       0.6      24.0                           89370544.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:33:53 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.463
  Critical Path Slack:         -0.091
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.091
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -24.780
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.784
  Total Hold Violation:        -5.603
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.800
  Critical Path Slack:         -0.171
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.171
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.162
  Total Hold Violation:        -8.062
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.742
  Critical Path Slack:         -0.120
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.373
  No. of Violating Paths:       7.000
  Worst Hold Violation:        -0.173
  Total Hold Violation:       -17.865
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                518
  Buf/Inv Cell Count:              78
  Buf Cell Count:                   6
  Inv Cell Count:                  72
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       414
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         854.940
  Noncombinational Area:      839.692
  Buf/Inv Area:               108.265
  Total Buffer Area:           12.707
  Total Inverter Area:         95.558
  Macro/Black Box Area:    209907.328
  Net Area:                  1016.392
  -----------------------------------
  Cell Area:               211601.960
  Design Area:             212618.353


  Design Rules
  -----------------------------------
  Total Number of Nets:           655
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.031
  Logic Optimization:                14.888
  Mapping Optimization:             150.389
  -----------------------------------------
  Overall Compile Time:             171.950
  Overall Compile Wall Clock Time:  172.843

  --------------------------------------------------------------------

  Design  WNS: 0.171  TNS: 0.544  Number of Violating Paths: 8


  Design (Hold)  WNS: 0.961  TNS: 56.310  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.35 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.35 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.35 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:27:20  211578.1      0.30       1.7      29.7                           122238720.0000
    1:27:20  211567.9      0.30       1.8      29.7                           121759016.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:27:21  211444.4      0.35       2.2      29.7                           86166728.0000
    1:27:25  211460.7      0.25       1.5      29.7                           89193160.0000
    1:27:25  211460.7      0.25       1.5      29.7                           89193160.0000
    1:27:25  211450.5      0.25       1.5      29.7                           88590920.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:27:25  211448.5      0.25       1.5      29.7                           88488272.0000
    1:27:25  211446.4      0.25       1.5      29.7                           88378384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:27:25  211427.4      0.25       1.5      29.7                           86115952.0000
    1:27:25  211427.1      0.25       1.5      29.7                           86044536.0000
    1:27:25  211427.1      0.25       1.5      29.7                           86044536.0000
    1:27:25  211423.8      0.25       1.5      29.7                           84928592.0000
    1:27:25  211423.8      0.25       1.5      29.7                           84928592.0000
    1:27:35  211448.7      0.23       1.4      29.7                           84736136.0000
    1:27:35  211448.7      0.23       1.4      29.7                           84736136.0000
    1:27:35  211450.0      0.23       1.4      29.7                           85135992.0000
    1:27:35  211450.0      0.23       1.4      29.7                           85135992.0000
    1:27:45  211447.4      0.23       1.5      29.7                           84846832.0000
    1:27:45  211447.4      0.23       1.5      29.7                           84846832.0000
    1:27:49  211466.2      0.23       1.5      29.7                           88600696.0000
    1:27:49  211466.2      0.23       1.5      29.7                           88600696.0000
    1:27:50  211466.2      0.23       1.5      29.7                           88600696.0000
    1:27:50  211466.2      0.23       1.5      29.7                           88600696.0000
    1:27:54  211468.0      0.23       1.5      29.7                           88722656.0000
    1:27:54  211468.0      0.23       1.5      29.7                           88722656.0000
    1:28:10  211526.7      0.24       1.7      29.7                           93625088.0000
    1:28:10  211526.7      0.24       1.7      29.7                           93625088.0000
    1:28:14  211550.4      0.23       1.4      29.7                           97318792.0000
    1:28:14  211550.4      0.23       1.4      29.7                           97318792.0000
    1:28:19  211546.3      0.23       1.4      29.7                           96248744.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:28:19  211546.3      0.23       1.4      29.7                           96248744.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:28:20  211563.1      0.23       1.3      24.0 wptr_full/wfull_reg/D     95952032.0000
    1:28:21  211574.8      0.22       1.2      24.0 rptr_empty/rempty_reg/D   95115944.0000
    1:28:21  211574.8      0.22       1.2      24.0                           95115944.0000
    1:28:27  211579.8      0.22       1.2      24.0                           95027136.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:28:27  211579.8      0.22       1.2      24.0                           95027136.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    1:28:28  211538.7      0.21       1.2      24.0                           90112024.0000
    1:28:35  211551.6      0.21       1.2      24.0                           90319712.0000
    1:28:35  211551.6      0.21       1.2      24.0                           90319712.0000
    1:28:35  211556.2      0.21       1.2      24.0                           91008488.0000
    1:28:35  211556.2      0.21       1.2      24.0                           91008488.0000
    1:28:39  211559.8      0.21       1.2      24.0                           91192560.0000
    1:28:39  211559.8      0.21       1.2      24.0                           91192560.0000
    1:28:39  211559.8      0.21       1.2      24.0                           91192560.0000
    1:28:39  211559.8      0.21       1.2      24.0                           91192560.0000
    1:28:44  211559.8      0.21       1.2      24.0                           91192560.0000
    1:28:44  211559.8      0.21       1.2      24.0                           91192560.0000
    1:28:46  211563.8      0.21       1.2      24.0                           91625072.0000
    1:28:46  211563.8      0.21       1.2      24.0                           91625072.0000
    1:28:49  211567.7      0.21       1.1      24.0                           91939632.0000
    1:28:49  211567.7      0.21       1.1      24.0                           91939632.0000
    1:28:50  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:50  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:53  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:53  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:55  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:55  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:58  211567.9      0.21       1.1      24.0                           92021592.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:28:58  211567.9      0.21       1.1      24.0                           92021592.0000
    1:28:58  211542.0      0.21       1.2      24.0                           87822544.0000
    1:28:58  211542.0      0.21       1.2      24.0                           88036696.0000
    1:28:58  211542.0      0.21       1.2      24.0                           88036696.0000
    1:28:58  211547.6      0.21       1.2      24.0                           88972248.0000
    1:28:59  211549.1      0.20       1.2      24.0                           91536040.0000
    1:29:01  211549.4      0.20       1.2      24.0                           91611256.0000
    1:29:01  211549.4      0.20       1.2      24.0                           91611256.0000
    1:29:01  211549.4      0.20       1.2      24.0                           91611256.0000
    1:29:01  211549.4      0.20       1.2      24.0                           91611256.0000
    1:29:01  211549.4      0.20       1.2      24.0                           91611256.0000
    1:29:01  211536.1      0.20       1.2      24.0                           87909472.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:37:57 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.000
  Critical Path Slack:         -0.095
  Critical Path Clk Period:     0.375
  Total Negative Slack:        -0.846
  No. of Violating Paths:       9.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -25.460
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.780
  Total Hold Violation:        -5.599
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.828
  Critical Path Slack:         -0.201
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.201
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.179
  Total Hold Violation:        -8.055
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.711
  Critical Path Slack:         -0.089
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.118
  No. of Violating Paths:       2.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.130
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                475
  Buf/Inv Cell Count:              65
  Buf Cell Count:                   9
  Inv Cell Count:                  56
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       371
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         793.692
  Noncombinational Area:      835.117
  Buf/Inv Area:                90.984
  Total Buffer Area:           18.298
  Total Inverter Area:         72.685
  Macro/Black Box Area:    209907.328
  Net Area:                   979.485
  -----------------------------------
  Cell Area:               211536.137
  Design Area:             212515.622


  Design Rules
  -----------------------------------
  Total Number of Nets:           624
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.033
  Logic Optimization:                12.779
  Mapping Optimization:              98.829
  -----------------------------------------
  Overall Compile Time:             117.868
  Overall Compile Wall Clock Time:  118.751

  --------------------------------------------------------------------

  Design  WNS: 0.201  TNS: 1.076  Number of Violating Paths: 11


  Design (Hold)  WNS: 0.961  TNS: 56.244  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1.35 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 1.35 -max -clock wclk -add_delay {winc}
1
set_input_delay 1.35 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 30 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:30:48  211422.5      0.31       1.2      29.7                           112958896.0000
    1:30:48  211412.9      0.32       1.3      29.7                           112600648.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:30:48  211291.7      0.44       1.6      29.7                           78725312.0000
    1:30:51  211316.8      0.27       0.9      29.7                           82544864.0000
    1:30:51  211316.8      0.27       0.9      29.7                           82544864.0000
    1:30:51  211319.6      0.27       0.9      29.7                           82775392.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:30:51  211317.6      0.27       0.9      29.7                           82672736.0000
    1:30:51  211313.3      0.27       0.9      29.7                           82463264.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:30:51  211304.6      0.27       0.8      29.7                           81529760.0000
    1:30:51  211304.6      0.27       0.8      29.7                           81529760.0000
    1:30:51  211304.6      0.27       0.8      29.7                           81529760.0000
    1:30:51  211302.1      0.26       0.8      29.7                           80518480.0000
    1:30:51  211302.1      0.26       0.8      29.7                           80518480.0000
    1:30:57  211322.9      0.26       0.7      29.7                           82265624.0000
    1:30:57  211322.9      0.26       0.7      29.7                           82265624.0000
    1:30:57  211322.9      0.26       0.7      29.7                           82265624.0000
    1:30:57  211322.9      0.26       0.7      29.7                           82265624.0000
    1:31:02  211322.9      0.26       0.7      29.7                           82265624.0000
    1:31:02  211322.9      0.26       0.7      29.7                           82265624.0000
    1:31:04  211323.9      0.26       0.7      29.7                           82583520.0000
    1:31:04  211323.9      0.26       0.7      29.7                           82583520.0000
    1:31:09  211348.3      0.22       0.6      29.7                           83690488.0000
    1:31:09  211348.3      0.22       0.6      29.7                           83690488.0000
    1:31:11  211350.9      0.21       0.5      29.7                           83871888.0000
    1:31:11  211350.9      0.21       0.5      29.7                           83871888.0000
    1:31:15  211354.9      0.21       0.5      29.7                           84352776.0000
    1:31:15  211354.9      0.21       0.5      29.7                           84352776.0000
    1:31:17  211357.2      0.20       0.6      29.7                           84636576.0000
    1:31:17  211357.2      0.20       0.6      29.7                           84636576.0000
    1:31:20  211357.2      0.20       0.6      29.7                           84636576.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:31:20  211357.2      0.20       0.6      29.7                           84636576.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:31:21  211388.7      0.19       0.4      24.0 rptr_empty/rempty_reg/D   87778336.0000
    1:31:21  211395.1      0.19       0.4      24.0                           88066976.0000
    1:31:28  211394.8      0.19       0.4      24.0                           87180736.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:31:28  211394.8      0.19       0.4      24.0                           87180736.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    1:31:29  211363.1      0.19       0.4      24.0                           84215312.0000
    1:31:34  211367.6      0.19       0.4      24.0                           84051928.0000
    1:31:34  211367.6      0.19       0.4      24.0                           84051928.0000
    1:31:34  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:34  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:39  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:39  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:39  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:39  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:44  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:44  211368.9      0.19       0.4      24.0                           84323160.0000
    1:31:46  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:46  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:50  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:50  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:51  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:51  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:56  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:56  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:57  211372.5      0.19       0.4      24.0                           84703152.0000
    1:31:57  211372.5      0.19       0.4      24.0                           84703152.0000
    1:32:01  211372.5      0.19       0.4      24.0                           84703152.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:32:01  211372.5      0.19       0.4      24.0                           84703152.0000
    1:32:01  211366.9      0.19       0.4      24.0                           83640632.0000
    1:32:01  211366.9      0.19       0.4      24.0                           83640632.0000
    1:32:01  211366.9      0.19       0.4      24.0                           83640632.0000
    1:32:02  211370.4      0.19       0.4      24.0                           84373480.0000
    1:32:02  211370.4      0.19       0.4      24.0                           83606792.0000
    1:32:04  211371.5      0.19       0.4      24.0                           83943792.0000
    1:32:04  211371.5      0.19       0.4      24.0                           83943792.0000
    1:32:04  211371.5      0.19       0.4      24.0                           83943792.0000
    1:32:04  211371.5      0.19       0.4      24.0                           83943792.0000
    1:32:04  211371.5      0.19       0.4      24.0                           83943792.0000
    1:32:04  211370.4      0.19       0.4      24.0                           83524136.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:41:09 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.627
  Critical Path Slack:         -1.357
  Critical Path Clk Period:     0.750
  Total Negative Slack:       -32.586
  No. of Violating Paths:      30.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -22.860
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.780
  Total Hold Violation:        -5.599
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.815
  Critical Path Slack:         -0.189
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.189
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.168
  Total Hold Violation:        -7.975
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.785
  Critical Path Slack:         -0.165
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.231
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.208
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                381
  Buf/Inv Cell Count:              55
  Buf Cell Count:                   6
  Inv Cell Count:                  49
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       277
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         626.465
  Noncombinational Area:      836.642
  Buf/Inv Area:                77.260
  Total Buffer Area:           12.707
  Total Inverter Area:         64.553
  Macro/Black Box Area:    209907.328
  Net Area:                   912.944
  -----------------------------------
  Cell Area:               211370.435
  Design Area:             212283.379


  Design Rules
  -----------------------------------
  Total Number of Nets:           515
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.032
  Logic Optimization:                 3.745
  Mapping Optimization:              74.567
  -----------------------------------------
  Overall Compile Time:              84.157
  Overall Compile Wall Clock Time:   84.954

  --------------------------------------------------------------------

  Design  WNS: 1.357  TNS: 32.775  Number of Violating Paths: 31


  Design (Hold)  WNS: 0.961  TNS: 53.641  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.75 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.75 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.75 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:33:39  211644.4      0.51       7.3      29.7                           120963328.0000
    1:33:39  211642.9      0.51       7.3      29.7                           120938672.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:33:39  211544.8      0.64       9.5      29.7                           93311776.0000
    1:33:43  211556.5      0.47       7.8      29.7                           93870696.0000
    1:33:43  211556.5      0.47       7.8      29.7                           93870696.0000
    1:33:44  211565.1      0.47       8.2      29.7                           94445592.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:33:44  211565.1      0.47       8.2      29.7                           94445592.0000
    1:33:44  211560.0      0.47       8.3      29.7                           94293632.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:33:44  211535.1      0.47       8.3      29.7                           90909312.0000
    1:33:44  211533.6      0.47       8.2      29.7                           90398320.0000
    1:33:44  211533.6      0.47       8.2      29.7                           90398320.0000
    1:33:44  211532.1      0.47       8.1      29.7                           89843232.0000
    1:33:44  211532.1      0.47       8.1      29.7                           89843232.0000
    1:33:51  211552.4      0.47       8.1      29.7                           90640712.0000
    1:33:51  211552.4      0.47       8.1      29.7                           90640712.0000
    1:33:51  211555.7      0.47       8.0      29.7                           91767264.0000
    1:33:51  211555.7      0.47       8.0      29.7                           91767264.0000
    1:33:57  211641.6      0.45       7.7      29.7                           96685912.0000
    1:33:57  211641.6      0.45       7.7      29.7                           96685912.0000
    1:34:02  211654.6      0.46       7.6      29.7                           97921696.0000
    1:34:02  211654.6      0.46       7.6      29.7                           97921696.0000
    1:34:17  211660.9      0.45       7.7      29.7                           98231648.0000
    1:34:17  211660.9      0.45       7.7      29.7                           98231648.0000
    1:34:21  211659.4      0.46       7.7      29.7                           98318104.0000
    1:34:21  211659.4      0.46       7.7      29.7                           98318104.0000
    1:34:35  211669.1      0.45       7.8      29.7                           98792432.0000
    1:34:35  211669.1      0.45       7.8      29.7                           98792432.0000
    1:34:40  211662.2      0.46       7.7      29.7                           99852056.0000
    1:34:40  211662.2      0.46       7.7      29.7                           99852056.0000
    1:34:49  211664.0      0.46       7.8      29.7                           99740792.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:34:49  211664.0      0.46       7.8      29.7                           99740792.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    1:34:49  211697.0      0.45       7.4      24.0 wptr_full/wfull_reg/D     102239328.0000
    1:34:50  211699.0      0.45       7.4      24.0                           102441160.0000
    1:35:05  211772.0      0.47       7.7      24.0                           108647768.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:35:05  211772.0      0.47       7.7      24.0                           108647768.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    1:35:06  211679.0      0.44       6.7      24.0                           95608400.0000
    1:35:19  211698.5      0.48       7.0      24.0                           95160296.0000
    1:35:19  211698.5      0.48       7.0      24.0                           95160296.0000
    1:35:19  211690.9      0.48       7.0      24.0                           93266008.0000
    1:35:19  211690.9      0.48       7.0      24.0                           93266008.0000
    1:35:31  211691.2      0.51       7.0      24.0                           93315368.0000
    1:35:31  211691.2      0.51       7.0      24.0                           93315368.0000
    1:35:31  211699.0      0.50       7.0      24.0                           95549352.0000
    1:35:31  211699.0      0.50       7.0      24.0                           95549352.0000
    1:35:43  211691.4      0.49       7.0      24.0                           93405584.0000
    1:35:43  211691.4      0.49       7.0      24.0                           93405584.0000
    1:35:46  211703.6      0.47       6.8      24.0                           96141416.0000
    1:35:46  211703.6      0.47       6.8      24.0                           96141416.0000
    1:35:47  211714.0      0.45       6.8      24.0                           96756592.0000
    1:35:47  211714.0      0.45       6.8      24.0                           96756592.0000
    1:35:52  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:52  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:52  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:52  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:55  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:55  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:56  211727.8      0.45       6.8      24.0                           98523720.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:35:56  211727.8      0.45       6.8      24.0                           98523720.0000
    1:35:56  211715.8      0.45       6.7      24.0                           96272544.0000
    1:35:56  211712.8      0.45       6.7      24.0                           96332288.0000
    1:35:56  211712.8      0.45       6.7      24.0                           96332288.0000
    1:35:56  211714.3      0.45       6.7      24.0                           96603624.0000
    1:35:57  211717.1      0.45       6.7      24.0                           96320952.0000
    1:36:01  211724.7      0.47       6.7      24.0                           97358904.0000
    1:36:01  211724.7      0.47       6.7      24.0                           97358904.0000
    1:36:01  211724.7      0.47       6.7      24.0                           97358904.0000
    1:36:01  211724.7      0.47       6.7      24.0                           97358904.0000
    1:36:01  211724.7      0.47       6.7      24.0                           97358904.0000
    1:36:01  211720.6      0.47       6.7      24.0                           95876928.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:45:02 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.000
  Critical Path Slack:         -0.495
  Critical Path Clk Period:     0.375
  Total Negative Slack:       -10.270
  No. of Violating Paths:      30.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -26.085
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.784
  Total Hold Violation:        -5.603
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.828
  Critical Path Slack:         -0.199
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.212
  No. of Violating Paths:       2.000
  Worst Hold Violation:        -0.180
  Total Hold Violation:        -8.358
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.735
  Critical Path Slack:         -0.115
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.224
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -16.810
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                582
  Buf/Inv Cell Count:              84
  Buf Cell Count:                  14
  Inv Cell Count:                  70
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       478
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         976.675
  Noncombinational Area:      836.642
  Buf/Inv Area:               128.851
  Total Buffer Area:           28.972
  Total Inverter Area:         99.879
  Macro/Black Box Area:    209907.328
  Net Area:                  1104.101
  -----------------------------------
  Cell Area:               211720.646
  Design Area:             212824.746


  Design Rules
  -----------------------------------
  Total Number of Nets:           725
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.040
  Logic Optimization:                13.618
  Mapping Optimization:             140.477
  -----------------------------------------
  Overall Compile Time:             160.378
  Overall Compile Wall Clock Time:  161.287

  --------------------------------------------------------------------

  Design  WNS: 0.495  TNS: 10.482  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.961  TNS: 56.856  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.1 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.1 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.1 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:38:33  211493.7      0.30       0.7      29.7                           121635312.0000
    1:38:33  211491.2      0.30       0.7      29.7                           121543000.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:38:33  211354.4      0.40       1.4      29.7                           82237016.0000
    1:38:35  211375.5      0.26       0.6      29.7                           85213648.0000
    1:38:35  211375.5      0.26       0.6      29.7                           85213648.0000
    1:38:35  211377.3      0.26       0.6      29.7                           85248360.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:38:35  211375.3      0.26       0.6      29.7                           85145712.0000
    1:38:35  211372.2      0.26       0.6      29.7                           85096400.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:38:35  211362.3      0.26       0.6      29.7                           83378104.0000
    1:38:35  211362.0      0.26       0.6      29.7                           83299896.0000
    1:38:35  211362.0      0.26       0.6      29.7                           83299896.0000
    1:38:36  211362.8      0.26       0.6      29.7                           83052640.0000
    1:38:36  211362.8      0.26       0.6      29.7                           83052640.0000
    1:38:38  211409.3      0.24       0.5      29.7                           86746752.0000
    1:38:38  211409.3      0.24       0.5      29.7                           86746752.0000
    1:38:38  211409.8      0.24       0.5      29.7                           87050136.0000
    1:38:38  211409.8      0.24       0.5      29.7                           87050136.0000
    1:38:48  211456.1      0.21       0.4      29.7                           93921912.0000
    1:38:48  211456.1      0.21       0.4      29.7                           93921912.0000
    1:38:51  211459.6      0.21       0.4      29.7                           94129328.0000
    1:38:51  211459.6      0.21       0.4      29.7                           94129328.0000
    1:39:06  211459.6      0.21       0.4      29.7                           94129328.0000
    1:39:06  211459.6      0.21       0.4      29.7                           94129328.0000
    1:39:10  211459.6      0.21       0.4      29.7                           94129328.0000
    1:39:10  211459.6      0.21       0.4      29.7                           94129328.0000
    1:39:19  211521.7      0.21       0.4      29.7                           103064320.0000
    1:39:19  211521.7      0.21       0.4      29.7                           103064320.0000
    1:39:24  211508.2      0.21       0.5      29.7                           100090344.0000
    1:39:24  211508.2      0.21       0.5      29.7                           100090344.0000
    1:39:40  211519.4      0.21       0.4      29.7                           100519560.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:39:40  211519.4      0.21       0.4      29.7                           100519560.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:39:40  211552.7      0.20       0.4      24.0                           103537088.0000
    1:39:49  211566.6      0.20       0.4      24.0                           104179328.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:39:49  211566.6      0.20       0.4      24.0                           104179328.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    1:39:50  211460.1      0.20       0.3      24.0                           89007552.0000
    1:39:55  211462.7      0.20       0.3      24.0                           89021072.0000
    1:39:55  211462.7      0.20       0.3      24.0                           89021072.0000
    1:39:56  211452.5      0.20       0.3      24.0                           85915584.0000
    1:39:56  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:00  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:05  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:05  211452.5      0.20       0.3      24.0                           85915584.0000
    1:40:07  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:07  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:12  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:12  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:13  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:13  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:18  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:18  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:20  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:20  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:25  211459.1      0.20       0.3      24.0                           86645200.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:40:25  211459.1      0.20       0.3      24.0                           86645200.0000
    1:40:25  211451.8      0.20       0.3      24.0                           85368008.0000
    1:40:25  211450.7      0.20       0.3      24.0                           85497312.0000
    1:40:25  211450.7      0.20       0.3      24.0                           85497312.0000
    1:40:25  211452.0      0.20       0.3      24.0                           85824000.0000
    1:40:25  211452.5      0.20       0.3      24.0                           85867144.0000
    1:40:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:40:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:40:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:40:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:40:27  211455.6      0.20       0.3      24.0                           86434816.0000
    1:40:27  211452.0      0.20       0.3      24.0                           84855904.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:49:23 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.515
  Critical Path Slack:          0.005
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -24.313
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.777
  Total Hold Violation:        -5.596
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.829
  Critical Path Slack:         -0.199
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.208
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.166
  Total Hold Violation:        -8.030
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.737
  Critical Path Slack:         -0.117
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.117
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.842
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                426
  Buf/Inv Cell Count:              62
  Buf Cell Count:                   7
  Inv Cell Count:                  55
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       322
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         707.537
  Noncombinational Area:      837.150
  Buf/Inv Area:                85.647
  Total Buffer Area:           14.232
  Total Inverter Area:         71.414
  Macro/Black Box Area:    209907.328
  Net Area:                   934.422
  -----------------------------------
  Cell Area:               211452.015
  Design Area:             212386.437


  Design Rules
  -----------------------------------
  Total Number of Nets:           565
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.028
  Logic Optimization:                 6.268
  Mapping Optimization:             112.960
  -----------------------------------------
  Overall Compile Time:             125.027
  Overall Compile Wall Clock Time:  125.980

  --------------------------------------------------------------------

  Design  WNS: 0.199  TNS: 0.325  Number of Violating Paths: 4


  Design (Hold)  WNS: 0.961  TNS: 55.781  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.05 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.05 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.05 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay -0.8 -max -clock rclk -add_delay {rempty}
1
set_output_delay -0.8 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:47:54  211445.4      0.30       1.1      29.7                           116309328.0000
    1:47:54  211435.8      0.33       1.1      29.7                           115821584.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:47:54  211303.1      0.37       1.3      29.7                           79183304.0000
    1:47:58  211327.5      0.27       1.0      29.7                           83152368.0000
    1:47:58  211327.5      0.27       1.0      29.7                           83152368.0000
    1:47:58  211332.6      0.27       1.0      29.7                           83572640.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:47:58  211330.5      0.27       1.0      29.7                           83469992.0000
    1:47:58  211330.5      0.27       1.0      29.7                           83469992.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:47:58  211317.6      0.27       1.0      29.7                           82143904.0000
    1:47:58  211316.8      0.27       1.0      29.7                           81874464.0000
    1:47:58  211316.8      0.27       1.0      29.7                           81874464.0000
    1:47:58  211314.5      0.27       1.0      29.7                           80949928.0000
    1:47:58  211314.5      0.27       1.0      29.7                           80949928.0000
    1:48:04  211397.4      0.28       0.8      29.7                           84759376.0000
    1:48:04  211397.4      0.28       0.8      29.7                           84759376.0000
    1:48:04  211397.4      0.27       0.7      29.7                           84788216.0000
    1:48:04  211397.4      0.27       0.7      29.7                           84788216.0000
    1:48:16  211408.0      0.25       0.8      29.7                           87275872.0000
    1:48:16  211408.0      0.25       0.8      29.7                           87275872.0000
    1:48:19  211408.6      0.20       0.5      29.7                           87445864.0000
    1:48:19  211408.6      0.20       0.5      29.7                           87445864.0000
    1:48:20  211412.6      0.20       0.5      29.7                           87510688.0000
    1:48:20  211412.6      0.20       0.5      29.7                           87510688.0000
    1:48:23  211412.6      0.21       0.6      29.7                           87510688.0000
    1:48:23  211412.6      0.21       0.6      29.7                           87510688.0000
    1:48:36  211479.7      0.20       0.4      29.7                           91914072.0000
    1:48:36  211479.7      0.20       0.4      29.7                           91914072.0000
    1:48:38  211481.2      0.20       0.4      29.7                           91954448.0000
    1:48:38  211481.2      0.20       0.4      29.7                           91954448.0000
    1:48:46  211481.2      0.20       0.4      29.7                           91865016.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:48:46  211481.2      0.20       0.4      29.7                           91865016.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:48:46  211495.5      0.19       0.4      24.0 wptr_full/wfull_reg/D     91591272.0000
    1:48:47  211495.5      0.19       0.4      24.0                           91591272.0000
    1:48:51  211498.3      0.19       0.4      24.0                           91650120.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:48:51  211498.3      0.19       0.4      24.0                           91650120.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    1:48:52  211465.7      0.19       0.3      24.0                           90714024.0000
    1:48:58  211469.8      0.19       0.3      24.0                           91048232.0000
    1:48:58  211469.8      0.19       0.3      24.0                           91048232.0000
    1:48:58  211451.8      0.19       0.3      24.0                           86050600.0000
    1:48:58  211451.8      0.19       0.3      24.0                           86050600.0000
    1:49:09  211455.3      0.19       0.3      24.0                           86468192.0000
    1:49:09  211455.3      0.19       0.3      24.0                           86468192.0000
    1:49:09  211455.3      0.19       0.3      24.0                           86468192.0000
    1:49:09  211455.3      0.19       0.3      24.0                           86468192.0000
    1:49:21  211454.6      0.19       0.3      24.0                           86259288.0000
    1:49:21  211454.6      0.19       0.3      24.0                           86259288.0000
    1:49:23  211457.4      0.19       0.3      24.0                           86480560.0000
    1:49:23  211457.4      0.19       0.3      24.0                           86480560.0000
    1:49:31  211462.7      0.19       0.3      24.0                           86852552.0000
    1:49:31  211462.7      0.19       0.3      24.0                           86852552.0000
    1:49:32  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:32  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:39  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:39  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:41  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:41  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:47  211463.2      0.19       0.3      24.0                           87054464.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:49:47  211463.2      0.19       0.3      24.0                           87054464.0000
    1:49:47  211454.6      0.19       0.3      24.0                           85391760.0000
    1:49:47  211453.5      0.19       0.3      24.0                           85396744.0000
    1:49:47  211453.5      0.19       0.3      24.0                           85396744.0000
    1:49:47  211459.1      0.19       0.3      24.0                           86342120.0000
    1:49:48  211451.5      0.19       0.3      24.0                           85514480.0000
    1:49:50  211450.2      0.19       0.3      24.0                           85542152.0000
    1:49:50  211450.2      0.19       0.3      24.0                           85542152.0000
    1:49:50  211450.7      0.19       0.3      24.0                           85663472.0000
    1:49:50  211450.7      0.19       0.3      24.0                           85663472.0000
    1:49:50  211451.0      0.19       0.3      24.0                           85745440.0000
    1:49:50  211448.7      0.19       0.3      24.0                           84738248.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:58:46 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.523
  Critical Path Slack:          0.047
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -23.503
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.449
  Critical Path Slack:          1.101
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.784
  Total Hold Violation:        -5.603
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.812
  Critical Path Slack:         -0.186
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.186
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.169
  Total Hold Violation:        -8.078
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.726
  Critical Path Slack:         -0.106
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.125
  No. of Violating Paths:       2.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -17.940
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                430
  Buf/Inv Cell Count:              57
  Buf Cell Count:                   4
  Inv Cell Count:                  53
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       326
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         705.250
  Noncombinational Area:      836.134
  Buf/Inv Area:                77.260
  Total Buffer Area:            8.641
  Total Inverter Area:         68.619
  Macro/Black Box Area:    209907.328
  Net Area:                   954.706
  -----------------------------------
  Cell Area:               211448.712
  Design Area:             212403.417


  Design Rules
  -----------------------------------
  Total Number of Nets:           566
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.033
  Logic Optimization:                 4.486
  Mapping Optimization:             115.098
  -----------------------------------------
  Overall Compile Time:             125.526
  Overall Compile Wall Clock Time:  126.440

  --------------------------------------------------------------------

  Design  WNS: 0.186  TNS: 0.311  Number of Violating Paths: 3


  Design (Hold)  WNS: 0.961  TNS: 55.124  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.2 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.2 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.2 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:54:24  211506.1      0.28       2.3      29.7                           118382792.0000
    1:54:24  211498.3      0.29       2.2      29.7                           118104328.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    1:54:24  211374.2      0.38       2.7      29.7                           82161760.0000
    1:54:29  211390.3      0.26       2.0      29.7                           81618664.0000
    1:54:29  211390.3      0.26       2.0      29.7                           81618664.0000
    1:54:30  211396.6      0.26       2.0      29.7                           82284992.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    1:54:30  211396.6      0.26       2.0      29.7                           82284992.0000
    1:54:30  211390.3      0.26       2.1      29.7                           82030384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:54:30  211383.7      0.26       2.1      29.7                           81412672.0000
    1:54:30  211383.7      0.26       2.1      29.7                           81412672.0000
    1:54:30  211383.7      0.26       2.1      29.7                           81412672.0000
    1:54:30  211383.7      0.26       2.1      29.7                           80931128.0000
    1:54:30  211383.7      0.26       2.1      29.7                           80931128.0000
    1:54:32  211441.8      0.24       2.1      29.7                           87248024.0000
    1:54:32  211441.8      0.24       2.1      29.7                           87248024.0000
    1:54:32  211441.6      0.24       2.1      29.7                           87194904.0000
    1:54:32  211441.6      0.24       2.1      29.7                           87194904.0000
    1:54:33  211441.6      0.24       2.1      29.7                           87194904.0000
    1:54:33  211441.6      0.24       2.1      29.7                           87194904.0000
    1:54:38  211438.8      0.25       2.1      29.7                           87407576.0000
    1:54:38  211438.8      0.25       2.1      29.7                           87407576.0000
    1:55:03  211480.2      0.22       2.2      29.7                           89627776.0000
    1:55:03  211480.2      0.22       2.2      29.7                           89627776.0000
    1:55:08  211511.0      0.22       2.1      29.7                           95803800.0000
    1:55:08  211511.0      0.22       2.1      29.7                           95803800.0000
    1:55:13  211572.2      0.23       2.0      29.7                           100687320.0000
    1:55:13  211572.2      0.23       2.0      29.7                           100687320.0000
    1:55:18  211569.9      0.22       2.0      29.7                           100863864.0000
    1:55:18  211569.9      0.22       2.0      29.7                           100863864.0000
    1:55:20  211568.9      0.22       2.0      29.7                           100917064.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:55:20  211568.9      0.22       2.0      29.7                           100917064.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    1:55:20  211566.9      0.21       2.0      23.8 wptr_full/wfull_reg/D     101813536.0000
    1:55:21  211601.7      0.21       2.2      23.0                           107541152.0000
    1:55:31  211571.7      0.22       1.9      29.7                           101644944.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:55:31  211571.7      0.22       1.9      29.7                           101644944.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    1:55:32  211489.6      0.20       1.9      23.8                           88641944.0000
    1:55:36  211569.7      0.20       1.8      29.7                           93638168.0000
    1:55:36  211569.7      0.20       1.8      29.7                           93638168.0000
    1:55:36  211562.6      0.20       1.8      29.7                           91287024.0000
    1:55:36  211562.6      0.20       1.8      29.7                           91287024.0000
    1:55:49  211603.0      0.24       1.8      29.7                           90947552.0000
    1:55:49  211603.0      0.24       1.8      29.7                           90947552.0000
    1:55:49  211603.0      0.24       1.8      29.7                           90947552.0000
    1:55:49  211603.0      0.24       1.8      29.7                           90947552.0000
    1:56:02  211603.0      0.20       1.8      29.7                           90962176.0000
    1:56:02  211603.0      0.20       1.8      29.7                           90962176.0000
    1:56:07  211615.7      0.21       1.9      29.7                           94462592.0000
    1:56:07  211615.7      0.21       1.9      29.7                           94462592.0000
    1:56:19  211629.2      0.22       1.9      30.8                           95393888.0000
    1:56:19  211629.2      0.22       1.9      30.8                           95393888.0000
    1:56:24  211638.3      0.21       1.9      31.6                           98095752.0000
    1:56:24  211638.3      0.21       1.9      31.6                           98095752.0000
    1:56:43  211638.3      0.20       1.8      31.5                           98069896.0000
    1:56:43  211638.3      0.20       1.8      31.5                           98069896.0000
    1:56:47  211638.3      0.20       1.8      31.5                           98069896.0000
    1:56:47  211638.3      0.20       1.8      31.5                           98069896.0000
    1:57:05  211638.3      0.22       1.9      31.6                           98095752.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:57:05  211638.3      0.22       1.9      31.6                           98095752.0000
    1:57:05  211589.8      0.22       1.8      30.1                           86924288.0000
    1:57:06  211590.5      0.22       1.9      30.1                           87358032.0000
    1:57:06  211590.5      0.22       1.9      30.1                           87358032.0000
    1:57:06  211594.1      0.22       1.9      30.1                           88507176.0000
    1:57:06  211591.8      0.20       1.8      29.7 wptr_full/wfull_reg/D     87817128.0000
    1:57:07  211581.4      0.20       1.9      23.8 fifomem/n32               88547120.0000
    1:57:07  211608.1      0.20       2.1      23.0                           93234328.0000
    1:57:10  211603.7      0.20       1.7      29.7                           89455784.0000
    1:57:10  211603.7      0.20       1.7      29.7                           89455784.0000
    1:57:10  211602.7      0.20       1.7      29.7                           89051960.0000
    1:57:10  211602.7      0.20       1.7      29.7                           89051960.0000
    1:57:10  211602.7      0.20       1.7      29.7                           89051960.0000
    1:57:10  211600.7      0.20       1.7      29.7                           88376424.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:06:07 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              6.000
  Critical Path Length:         0.418
  Critical Path Slack:          0.002
  Critical Path Clk Period:     0.750
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -25.217
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              3.000
  Critical Path Length:         0.394
  Critical Path Slack:         -0.144
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -1.151
  No. of Violating Paths:       8.000
  Worst Hold Violation:        -0.793
  Total Hold Violation:        -5.997
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.823
  Critical Path Slack:         -0.197
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.238
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.172
  Total Hold Violation:        -8.313
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.789
  Critical Path Slack:         -0.168
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.343
  No. of Violating Paths:       5.000
  Worst Hold Violation:        -0.161
  Total Hold Violation:       -17.133
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                529
  Buf/Inv Cell Count:              98
  Buf Cell Count:                   6
  Inv Cell Count:                  92
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       425
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         857.736
  Noncombinational Area:      835.625
  Buf/Inv Area:               130.122
  Total Buffer Area:           12.199
  Total Inverter Area:        117.923
  Macro/Black Box Area:    209907.328
  Net Area:                  1033.310
  -----------------------------------
  Cell Area:               211600.690
  Design Area:             212634.000


  Design Rules
  -----------------------------------
  Total Number of Nets:           664
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.033
  Logic Optimization:                12.267
  Mapping Optimization:             164.176
  -----------------------------------------
  Overall Compile Time:             183.603
  Overall Compile Wall Clock Time:  184.504

  --------------------------------------------------------------------

  Design  WNS: 0.197  TNS: 1.732  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.961  TNS: 56.660  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.5 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.5 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:00:32  211464.5      0.37       4.3      29.7                           118767848.0000
    2:00:32  211457.9      0.37       4.4      29.7                           118591232.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    2:00:32  211332.8      0.57       6.1      29.7                           84785320.0000
    2:00:39  211378.8      0.38       4.5      29.7                           88164968.0000
    2:00:39  211378.8      0.38       4.5      29.7                           88164968.0000
    2:00:39  211436.5      0.37       4.8      29.7                           100980616.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    2:00:39  211436.5      0.37       4.8      29.7                           100980616.0000
    2:00:39  211431.9      0.38       4.9      29.7                           100818112.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    2:00:39  211420.2      0.38       4.8      29.7                           99508224.0000
    2:00:39  211409.6      0.37       4.7      29.7                           96516184.0000
    2:00:39  211409.6      0.37       4.7      29.7                           96516184.0000
    2:00:39  211381.6      0.37       4.4      29.7                           87753624.0000
    2:00:39  211381.6      0.37       4.4      29.7                           87753624.0000
    2:01:00  211381.9      0.36       4.0      29.7                           84604352.0000
    2:01:00  211381.9      0.36       4.0      29.7                           84604352.0000
    2:01:00  211381.9      0.36       4.0      29.7                           84604352.0000
    2:01:00  211381.9      0.36       4.0      29.7                           84604352.0000
    2:01:20  211385.4      0.36       4.0      29.7                           84779416.0000
    2:01:20  211385.4      0.36       4.0      29.7                           84779416.0000
    2:01:25  211404.2      0.37       3.9      29.7                           90451664.0000
    2:01:25  211404.2      0.37       3.9      29.7                           90451664.0000
    2:01:35  211455.6      0.37       4.1      29.7                           91866976.0000
    2:01:35  211455.6      0.37       4.1      29.7                           91866976.0000
    2:01:43  211480.7      0.33       4.0      29.8                           96706016.0000
    2:01:43  211480.7      0.33       4.0      29.8                           96706016.0000
    2:01:57  211500.3      0.36       3.8      29.7                           93734296.0000
    2:01:57  211500.3      0.36       3.8      29.7                           93734296.0000
    2:02:02  211489.1      0.44       4.1      29.7                           91839088.0000
    2:02:02  211489.1      0.44       4.1      29.7                           91839088.0000
    2:02:05  211483.5      0.33       3.9      29.7                           90629712.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:02:05  211483.5      0.33       3.9      29.7                           90629712.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    2:02:05  211506.4      0.32       3.8      23.8 wptr_full/wfull_reg/D     97256312.0000
    2:02:06  211529.5      0.31       3.7      23.8 fifomem/n31               100707432.0000
    2:02:06  211556.2      0.31       4.0      23.0                           105394648.0000
    2:02:23  211536.1      0.30       3.6      29.7                           100265976.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:02:23  211536.1      0.30       3.6      29.7                           100265976.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    2:02:24  211471.3      0.30       3.4      23.8                           90596400.0000
    2:02:28  211550.6      0.33       3.4      29.7                           96382352.0000
    2:02:28  211550.6      0.33       3.4      29.7                           96382352.0000
    2:02:28  211523.4      0.33       3.4      29.7                           88887624.0000
    2:02:28  211523.4      0.33       3.4      29.7                           88887624.0000
    2:02:30  211569.9      0.37       3.7      29.8                           92111344.0000
    2:02:30  211569.9      0.37       3.7      29.8                           92111344.0000
    2:02:30  211571.0      0.37       3.7      29.8                           92428616.0000
    2:02:30  211571.0      0.37       3.7      29.8                           92428616.0000
    2:02:33  211599.4      0.31       3.3      30.6                           95893184.0000
    2:02:33  211599.4      0.31       3.3      30.6                           95893184.0000
    2:02:38  211603.7      0.37       3.5      29.8                           96743576.0000
    2:02:38  211603.7      0.37       3.5      29.8                           96743576.0000
    2:02:53  211661.2      0.31       3.8      30.6                           101849392.0000
    2:02:53  211661.2      0.31       3.8      30.6                           101849392.0000
    2:02:59  211681.0      0.32       3.6      29.7                           107463048.0000
    2:02:59  211681.0      0.32       3.6      29.7                           107463048.0000
    2:03:03  211697.8      0.29       3.7      29.7                           102376992.0000
    2:03:03  211697.8      0.29       3.7      29.7                           102376992.0000
    2:03:07  211677.4      0.37       3.6      29.8                           100309696.0000
    2:03:07  211677.4      0.37       3.6      29.8                           100309696.0000
    2:03:21  211705.1      0.34       3.8      30.6                           101419344.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:03:21  211705.1      0.34       3.8      30.6                           101419344.0000
    2:03:21  211631.9      0.34       3.5      29.7                           89881856.0000
    2:03:21  211638.6      0.33       3.4      29.7                           92728936.0000
    2:03:21  211638.6      0.33       3.4      29.7                           92728936.0000
    2:03:21  211639.3      0.33       3.4      29.7                           93103280.0000
    2:03:21  211637.3      0.33       3.4      29.7 wptr_full/wfull_reg/D     95321232.0000
    2:03:22  211625.8      0.32       3.4      23.8 wptr_full/wfull_reg/D     95793248.0000
    2:03:22  211654.3      0.32       3.6      23.0                           100792944.0000
    2:03:27  211651.5      0.34       3.4      29.7                           99182208.0000
    2:03:27  211651.5      0.34       3.4      29.7                           99182208.0000
    2:03:27  211651.5      0.34       3.4      29.7                           99182208.0000
    2:03:27  211651.5      0.34       3.4      29.7                           99182208.0000
    2:03:27  211652.0      0.34       3.4      29.7                           99340848.0000
    2:03:27  211636.8      0.34       3.4      29.7                           94471264.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:12:23 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.462
  Critical Path Slack:         -0.339
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -3.781
  No. of Violating Paths:      29.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -25.747
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              3.000
  Critical Path Length:         0.394
  Critical Path Slack:         -0.144
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -1.151
  No. of Violating Paths:       8.000
  Worst Hold Violation:        -0.784
  Total Hold Violation:        -5.988
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         0.808
  Critical Path Slack:         -0.179
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.179
  No. of Violating Paths:       1.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:        -8.253
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.780
  Critical Path Slack:         -0.157
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.227
  No. of Violating Paths:       3.000
  Worst Hold Violation:        -0.167
  Total Hold Violation:       -17.349
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                551
  Buf/Inv Cell Count:             102
  Buf Cell Count:                   9
  Inv Cell Count:                  93
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       447
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         892.300
  Noncombinational Area:      837.150
  Buf/Inv Area:               156.044
  Total Buffer Area:           18.807
  Total Inverter Area:        137.238
  Macro/Black Box Area:    209907.328
  Net Area:                  1037.825
  -----------------------------------
  Cell Area:               211636.778
  Design Area:             212674.603


  Design Rules
  -----------------------------------
  Total Number of Nets:           696
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.035
  Logic Optimization:                 9.484
  Mapping Optimization:             172.902
  -----------------------------------------
  Overall Compile Time:             189.670
  Overall Compile Wall Clock Time:  190.586

  --------------------------------------------------------------------

  Design  WNS: 0.339  TNS: 5.112  Number of Violating Paths: 38


  Design (Hold)  WNS: 0.961  TNS: 57.336  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/ekke/ASIC/lab2/
set FCL 0
0
set split_constraints 0
0
fifo1_sramb (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_sramb'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/ekke/ASIC/lab2/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 0.75
0.75
set rclk_period 0.75
0.75
set wclk2x_period [ expr $wclk_period / 2 ]
0.375
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay 0.4 -max -clock wclk -add_delay {winc}
1
set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
1
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
1
set_input_delay -1 -min -clock wclk -add_delay {winc}
1
set_input_delay -1 -min -clock wclk -add_delay {rinc}
1
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
1
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay -1 -min -clock rclk -add_delay {rempty}
1
set_output_delay -1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_uncertainity 0.1 [get_clocks *clk*]
Error: unknown command 'set_clock_uncertainity' (CMD-005)
set_clock_transition 0.33 [get_clocks *clk*]
1
# set_load
set_load 0.2 [get_ports -filter "direction == out"]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:05:51  211594.3      0.26       2.4      29.7                           118418752.0000
    2:05:51  211579.3      0.27       2.5      29.7                           117921944.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    2:05:51  211482.3      0.43       3.9      29.7                           91750128.0000
    2:05:56  211501.1      0.26       2.5      29.7                           90081096.0000
    2:05:56  211501.1      0.26       2.5      29.7                           90081096.0000
    2:05:57  211506.1      0.26       2.6      29.7                           90185008.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    2:05:57  211506.1      0.26       2.6      29.7                           90185008.0000
    2:05:57  211499.8      0.26       2.6      29.7                           89978560.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    2:05:57  211485.6      0.26       2.4      29.7                           88265192.0000
    2:05:57  211483.8      0.26       2.4      29.7                           87629112.0000
    2:05:57  211483.8      0.26       2.4      29.7                           87629112.0000
    2:05:57  211480.2      0.26       2.4      29.7                           86204944.0000
    2:05:57  211480.2      0.26       2.4      29.7                           86204944.0000
    2:05:59  211560.5      0.25       2.6      31.6                           90139944.0000
    2:05:59  211560.5      0.25       2.6      31.6                           90139944.0000
    2:06:00  211568.2      0.25       2.5      31.6                           92320808.0000
    2:06:00  211568.2      0.25       2.5      31.6                           92320808.0000
    2:06:14  211592.0      0.25       2.3      31.8                           91529176.0000
    2:06:14  211592.0      0.25       2.3      31.8                           91529176.0000
    2:06:20  211614.9      0.23       2.5      31.8                           93589520.0000
    2:06:20  211614.9      0.23       2.5      31.8                           93589520.0000
    2:06:30  211637.0      0.23       2.6      34.0                           92369464.0000
    2:06:30  211637.0      0.23       2.6      34.0                           92369464.0000
    2:06:34  211641.1      0.22       2.6      34.1                           92681120.0000
    2:06:34  211641.1      0.22       2.6      34.1                           92681120.0000
    2:06:41  211652.3      0.22       2.6      34.1                           92432056.0000
    2:06:41  211652.3      0.22       2.6      34.1                           92432056.0000
    2:06:45  211647.7      0.21       2.6      34.1                           92507432.0000
    2:06:45  211647.7      0.21       2.6      34.1                           92507432.0000
    2:06:46  211647.7      0.21       2.6      34.1                           92507432.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:06:46  211647.7      0.21       2.6      34.1                           92507432.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    2:06:46  211639.8      0.21       2.5      23.8 rptr_empty/rempty_reg/D   93627792.0000
    2:06:47  211671.8      0.21       2.8      23.0                           99187736.0000
    2:06:53  211634.5      0.21       2.5      29.7                           93156448.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:06:53  211634.5      0.21       2.5      29.7                           93156448.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    2:06:54  211562.3      0.21       2.1      23.8                           87539280.0000
    2:07:09  211624.1      0.21       2.1      29.8                           89969800.0000
    2:07:09  211624.1      0.21       2.1      29.8                           89969800.0000
    2:07:09  211624.1      0.21       2.1      29.8                           90086200.0000
    2:07:09  211624.1      0.21       2.1      29.8                           90086200.0000
    2:07:17  211715.6      0.22       2.4      30.7                           97741664.0000
    2:07:17  211715.6      0.22       2.4      30.7                           97741664.0000
    2:07:17  211716.1      0.21       2.4      30.7                           97924472.0000
    2:07:17  211716.1      0.21       2.4      30.7                           97924472.0000
    2:07:23  211751.7      0.21       2.3      31.5                           101828432.0000
    2:07:23  211751.7      0.21       2.3      31.5                           101828432.0000
    2:07:29  211747.6      0.21       2.3      31.6                           100323384.0000
    2:07:29  211747.6      0.21       2.3      31.6                           100323384.0000
    2:07:37  211763.3      0.22       2.5      31.6                           100655944.0000
    2:07:37  211763.3      0.22       2.5      31.6                           100655944.0000
    2:07:42  211757.0      0.21       2.2      30.8                           100973632.0000
    2:07:42  211757.0      0.21       2.2      30.8                           100973632.0000
    2:07:57  211758.3      0.21       2.2      30.8                           101444872.0000
    2:07:57  211758.3      0.21       2.2      30.8                           101444872.0000
    2:08:02  211749.4      0.21       2.3      30.8                           100672016.0000
    2:08:02  211749.4      0.21       2.3      30.8                           100672016.0000
    2:08:11  211747.6      0.21       2.2      30.8                           100469824.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:08:11  211747.6      0.21       2.2      30.8                           100469824.0000
    2:08:12  211699.3      0.21       2.1      30.0                           90741808.0000
    2:08:12  211691.4      0.21       2.0      30.0                           90406944.0000
    2:08:12  211691.4      0.21       2.0      30.0                           90406944.0000
    2:08:12  211698.3      0.21       2.0      30.0                           91819552.0000
    2:08:12  211704.1      0.21       1.9      29.7 wptr_full/wfull_reg/D     92003224.0000
    2:08:13  211697.0      0.21       2.0      23.8 fifomem/n32               92949432.0000
    2:08:14  211723.7      0.21       2.3      23.0                           97636640.0000
    2:08:18  211722.9      0.21       2.1      29.7                           94161216.0000
    2:08:18  211722.9      0.21       2.1      29.7                           94161216.0000
    2:08:18  211722.9      0.21       2.1      29.7                           94161216.0000
    2:08:18  211722.9      0.21       2.1      29.7                           94161216.0000
    2:08:18  211723.9      0.21       2.2      29.7                           94469144.0000
    2:08:18  211720.6      0.21       2.2      29.7                           93214344.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/ekke/ASIC/lab2/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> report_qor -significant_digits 3
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:17:16 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              8.000
  Critical Path Length:         0.420
  Critical Path Slack:         -0.200
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -1.602
  No. of Violating Paths:      15.000
  Worst Hold Violation:        -0.961
  Total Hold Violation:       -25.579
  No. of Hold Violations:      30.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              3.000
  Critical Path Length:         0.394
  Critical Path Slack:         -0.144
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -1.151
  No. of Violating Paths:       8.000
  Worst Hold Violation:        -0.788
  Total Hold Violation:        -5.992
  No. of Hold Violations:       9.000
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.836
  Critical Path Slack:         -0.207
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.214
  No. of Violating Paths:       2.000
  Worst Hold Violation:        -0.151
  Total Hold Violation:        -8.241
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.768
  Critical Path Slack:         -0.148
  Critical Path Clk Period:     0.750
  Total Negative Slack:        -0.347
  No. of Violating Paths:       5.000
  Worst Hold Violation:        -0.157
  Total Hold Violation:       -16.327
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                604
  Buf/Inv Cell Count:             113
  Buf Cell Count:                  10
  Inv Cell Count:                 103
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       500
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         974.642
  Noncombinational Area:      838.675
  Buf/Inv Area:               155.790
  Total Buffer Area:           21.856
  Total Inverter Area:        133.934
  Macro/Black Box Area:    209907.328
  Net Area:                  1114.506
  -----------------------------------
  Cell Area:               211720.646
  Design Area:             212835.152


  Design Rules
  -----------------------------------
  Total Number of Nets:           741
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.034
  Logic Optimization:                16.370
  Mapping Optimization:             144.478
  -----------------------------------------
  Overall Compile Time:             168.281
  Overall Compile Wall Clock Time:  169.225

  --------------------------------------------------------------------

  Design  WNS: 0.207  TNS: 3.107  Number of Violating Paths: 27


  Design (Hold)  WNS: 0.961  TNS: 56.140  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> exit

Memory usage for this session 276 Mbytes.
Memory usage for this session including child processes 276 Mbytes.
CPU usage for this session 2931 seconds ( 0.81 hours ).
Elapsed time for this session 7872 seconds ( 2.19 hours ).

Thank you...

